Online Reconfigurable Self-Timed Links for Fault Tolerant NoC

@article{Lehtonen2007OnlineRS,
  title={Online Reconfigurable Self-Timed Links for Fault Tolerant NoC},
  author={Teijo Lehtonen and Pasi Liljeberg and Juha Plosila},
  journal={VLSI Design},
  year={2007},
  volume={2007},
  pages={94676:1-94676:13}
}
We propose link structures for NoC that have properties for tolerating efficiently transient, intermittent, and permanent errors. This is a necessary step to be taken in order to implement reliable systems in future nanoscale technologies. The protection against transient errors is realized using Hamming coding and interleaving for error detection and retransmission as the recovery method. We introduce two approaches for tackling the intermittent and permanent errors. In the first approach… CONTINUE READING
Highly Influential
This paper has highly influenced 10 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 126 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 78 extracted citations

A Dual-Layer Method for Transient and Permanent Error Co-Management in NoC Links

IEEE Transactions on Circuits and Systems II: Express Briefs • 2011
View 4 Excerpts
Highly Influenced

Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip

2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip • 2010
View 7 Excerpts
Highly Influenced

Adaptive Error Control for NoC Switch-to-Switch Links in a Variable Noise Environment

2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems • 2008
View 5 Excerpts
Highly Influenced

Fault Tolerance in Network-on-Chip by Using Single Error Correction and Double Error Detection

Geeta A Sannakki, Maltesh Bajantri
2015
View 3 Excerpts
Highly Influenced

An Asynchronous SDM Network-on-Chip Tolerating Permanent Faults

2014 20th IEEE International Symposium on Asynchronous Circuits and Systems • 2014
View 5 Excerpts
Highly Influenced

ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections

2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC) • 2012
View 5 Excerpts
Highly Influenced

ATARDS: An adaptive fault-tolerant strategy to cope with massive defects in Network-on-Chip interconnections

2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC) • 2012
View 5 Excerpts
Highly Influenced

126 Citations

01020'09'12'15'18
Citations per Year
Semantic Scholar estimates that this publication has 126 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 20 references

Networks on Chips

G. De Micheli, L. Benini
2006
View 4 Excerpts
Highly Influenced

Error control schemes for on-chip communication links: the energy-reliability tradeoff

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2005
View 4 Excerpts
Highly Influenced

Priciples of Asynchronous Circuit Design—A System Perspective, Kluwer Academic Publishers, Dordrecht

J. Sparsø, S. Furber
The Netherlands, • 2001
View 4 Excerpts
Highly Influenced

NoC Interconnect Yield Improvement Using Crosspoint Redundancy

2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems • 2006
View 1 Excerpt

Coding for system-on-chip networks: a unified framework

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2004

A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip

First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721) • 2003
View 1 Excerpt

Similar Papers

Loading similar papers…