One-step digital dead-time correction for DC-DC converters

@article{Zhao2010OnestepDD,
  title={One-step digital dead-time correction for DC-DC converters},
  author={April Zhao and Armin Akhavan Fomani and Wai Tung Ng},
  journal={2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)},
  year={2010},
  pages={132-137}
}
This paper introduces a novel one-step digital control technique that can dynamically optimize the dead-times for the turn-on and turn-off of the power MOSFETs in DC-DC converters. A NOR gate and a delay-line circuit are used to detect and measure the duration of the unwanted low-side MOSFET body-diode conduction. Based on this measurement, the optimum dead-time is calculated on-the-fly and the DPWM controller will respond immediately to maximize the conversion efficiency in the next switching… CONTINUE READING
Highly Cited
This paper has 18 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 14 extracted citations

Effects of circuit nonlinearities on dynamic dead time optimization for a three-phase microinverter

2017 IEEE Applied Power Electronics Conference and Exposition (APEC) • 2017
View 2 Excerpts

Digital controlled dead-time for tri-mode buck-boost DC-DC converters

2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) • 2014

A predictive analog dead-time control circuit for a buck converter

2013 26th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE) • 2013

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Hybrid DPWM with Digital Delay-Locked Loop

2006 IEEE Workshops on Computers in Power Electronics • 2006
View 2 Excerpts

A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz

Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04. • 2004
View 2 Excerpts

Precision gate drive timing in a zero-voltage-switching DC-DC converter

2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs • 2004

Predictive gate drive boosts synchronous DC/DC power converter efficiency

S. Mapus
APPL. Rep. SLUA281, Texas Instruments, Apr. 2003. • 2003
View 3 Excerpts

Synchronous buck regulator design using the TI TPS5311 high-frequency hysterectic controller,

R. Miftakhutdinov
Analog Applications Journal, Texas Instruments, • 1999
View 1 Excerpt

Synchronous rectification with adaptive timing control

B. Acker, C. R. Sullivan, S. R. Sanders
IEEE Power Electronics Specialists Conference, 1995, pp. 88-95. • 1995
View 1 Excerpt

Designing fast response synchronous buck regulators using the TPS 5210 ” APPL . Rep . , SLVA 044 , Texas Instruments , 1999

S. Sanders Stratakos, R. Brodersen
-1

Synchronous rectification with adaptive timing control Sensorless optimization of dead - times in DC - DC converters with synchronous rectifiers

T. Takayama V. Yousefzadeh, D. Maksimovic
IEEE Transactions on Power Electronics IEEE Applied Power Electronics Conference

Title of paper if known

A. Stratakos, S. Sanders, +6 authors June 1994.K. Elissa
unpublished.
View 1 Excerpt

Similar Papers

Loading similar papers…