On validating data hold times for flip-flops in sequential circuits

@inproceedings{Reddy2000OnVD,
  title={On validating data hold times for flip-flops in sequential circuits},
  author={Sudhakar M. Reddy and Irith Pomeranz and Seiji Kajihara and Atsushi Murakami and Sadami Takeoka and Mitsuyasu Ohta},
  booktitle={ITC},
  year={2000}
}

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 12 extracted citations

Robust test pattern generation for hold-time faults in nanometer technologies

2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) • 2017
View 3 Excerpts
Highly Influenced

Testing Clock Distribution Networks

2017 IEEE 26th Asian Test Symposium (ATS) • 2017
View 1 Excerpt

Fault simulation and test generation for clock delay faults

16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011) • 2011
View 1 Excerpt

Indirect detection of clock skew induced hold-time violations on functional paths using scan shift operations

14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems • 2011
View 2 Excerpts

Scan Chain Hold-Time Violations: Can They be Tolerated?

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2009
View 3 Excerpts

Debugging clock-data race failures caused by vulnerable design

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) • 2008
View 2 Excerpts

Testing the hold time fault for large industrial design

2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT) • 2008
View 1 Excerpt

Defect Modeling Using Fault Tuples

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2006
View 2 Excerpts

Similar Papers

Loading similar papers…