On the hardware implementations of the SHA-2 (256, 384, 512) hash functions

  title={On the hardware implementations of the SHA-2 (256, 384, 512) hash functions},
  author={Nicolas Sklavos and Odysseas G. Koufopavlou},
Couple to the communications wired and unwired networks growth, is the increasing demand for strong secure data transmission. New cryptographic standards are developed, and new encryption algorithms are designed, in order to satisfy the special needs for security. SHA-2 is the newest powerful standard in the hash functions families. In this paper, a VLSI architecture for the SHA-2 family is proposed. For every hash function SHA-2 (256, 384, and 512) of this standard, a hardware implementation… CONTINUE READING
Highly Cited
This paper has 121 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 48 extracted citations

122 Citations

Citations per Year
Semantic Scholar estimates that this publication has 122 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-3 of 3 references

A Hardware Implementation of MD4Family Hash Algorithms

  • S. Dominikus
  • proc. of IEEE International Conference on…
  • 2002

Similar Papers

Loading similar papers…