On the extension of SystemC by SystemVerilog assertions


In this paper, we present an extension to the SystemC library by SystemVerilog assertions. SystemC is an emerging system level design and verification language based on C++ object oriented paradigms. It enables the modelling and simulation of a complete system-on-a-chip. We propose to extend the SystemC library with assertion based verification (ABV) which… (More)


3 Figures and Tables

Slides referencing similar topics