On the complexity of connectivity binding

@article{Pangrle1991OnTC,
  title={On the complexity of connectivity binding},
  author={Barry M. Pangrle},
  journal={IEEE Trans. on CAD of Integrated Circuits and Systems},
  year={1991},
  volume={10},
  pages={1460-1465}
}
Connectivity binding is one important issue in high-level behavioral synthesis systems that start with abstract behavioral descriptions and synthesize register-transfer level architectures for implementation. Most systems synthesize designs in roughly three steps: I) compilation of the input language, 2) assignment of operations to states, and 3) assignment of operations to hardware components. This last step is referred to as connectivity binding and its corresponding decision problem is shown… CONTINUE READING
Highly Cited
This paper has 33 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 26 extracted citations

Memory organization and data layout for instruction set extensions with architecturally visible storage

2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers • 2009
View 4 Excerpts
Highly Influenced

On the complexity of the Port Assignment Problem for Binary Commutative Operators in high-level synthesis

2009 International Symposium on VLSI Design, Automation and Test • 2009
View 9 Excerpts
Highly Influenced

Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design

2007 IEEE/ACM International Conference on Computer-Aided Design • 2007
View 4 Excerpts
Highly Influenced

Port assignment for interconnect reduction in high-level synthesis

Proceedings of Technical Program of 2012 VLSI Design, Automation and Test • 2012
View 3 Excerpts
Highly Influenced

Register binding and port assignment for multiplexer optimization

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) • 2004
View 3 Excerpts
Highly Influenced

Interconnection Allocation Between Functional Units and Registers in High-Level Synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2013
View 1 Excerpt

Port assignment for multiplexer and interconnection optimization

Fifth Asia Symposium on Quality Electronic Design (ASQED 2013) • 2013
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Design Tools for Intelligent Silicon Compilation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 1987

A method of automatic data path synthesis,

I C.Y.Hitchcock, D. E. Thomas
in Proc. 20th Design Automation Conf., • 1983

MDS-The MIMOLA design system,

G. Zimmermann
J . Digital Syst . • 1980

Similar Papers

Loading similar papers…