On the Use of Microarchitecture-Driven Dynamic Voltage Scaling

This paper proposes microarchitecture-driven dynamic voltage scaling as a viable solution to power efficient architectures, with lit tle or no performance penalty. The run-time behavior exhibited by common applications, with active periods, alternated with stall periods due to cache misses, is exploited to reduce the dynamic component of power consumption… CONTINUE READING

1 Figure or Table



Citations per Year

97 Citations

Semantic Scholar estimates that this publication has 97 citations based on the available data.

See our FAQ for additional information.