On the Nature of Cache Miss Behavior: Is It √2?

Abstract

It has long been empirically observed that the cache miss rate decreased as a power law of cache size, where the power was approximately-1/2. In this paper, we examine the dependence of the cache miss rate on cache size both theoretically and through simulation. By combining the observed time dependence of the cache reference pattern with a statistical treatment of cache entry replacement, we predict that the cache miss rate should vary with cache size as an inverse power law for a first level cache. The exponent in the power law is directly related to the time dependence of cache references, and lies between-0.3 to-0.7. Results are presented for both direct mapped and set associative caches, and for various levels of the cache hierarchy. Our results demonstrate that the dependence of cache miss rate on cache size arises from the temporal dependence of the cache access pattern.

Extracted Key Phrases

16 Figures and Tables

Showing 1-10 of 17 references

/www.amd.com, Technical Documentation

  • 2004

/www.sun.com/processors/manuals/USIV_v1.0.pdf UltraSPARC IV Processor " , User's Manual Supplement, Version 1

  • 2004

The microarchitecture of the Intel Pentium 4 processor on 90 nm technology

  • D Boggs
  • 1997
1 Excerpt
Showing 1-10 of 25 extracted citations