On the General False Path Problem in Timing Analysis

@article{Du1989OnTG,
  title={On the General False Path Problem in Timing Analysis},
  author={David Hung-Chang Du and S. H. Yen and Subbarao Ghanta},
  journal={26th ACM/IEEE Design Automation Conference},
  year={1989},
  pages={555-560}
}
The <italic>false path</italic> problem is often referred to as the problem of detecting the longest <italic>sensitizable path</italic> (A path which is not a <italic>false path</italic> is a <italic>sensitizable path</italic>). The term “<italic>false path</italic>” is not clearly defined. In this paper, we first give a clear and precise definition of a <italic>false path</italic>. Then the general <italic>false path</italic> problem is formulated. The general <italic>false path</italic… CONTINUE READING

Figures, Tables, and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 42 CITATIONS

Computing the Path Sensitization Problem in Linear Time

J. StrathausCADLABCooperation
  • 1992
VIEW 10 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

VIPER: An Efficient Vigorously Sensitizable Path Extractor

  • 30th ACM/IEEE Design Automation Conference
  • 1993
VIEW 6 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

False Path Problem : Analyzing Hierarchical Designsof Sequential

CircuitsP. Altenbernd, J. StrathausCADLABCooperation
  • 1992
VIEW 5 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Design of Approximate Circuits by Fabrication of False Timing Paths: The Carry Cut-Back Adder

  • IEEE Journal on Emerging and Selected Topics in Circuits and Systems
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

Finding False Paths for Sequential Circuits Using Operations on ROBDDs

  • 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing

  • 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)
  • 2018
VIEW 2 EXCERPTS
CITES BACKGROUND

Statistical Viability Analysis for Detecting False Paths Under Delay Variation

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2013

Variation-Aware False Path Analysis Based on Statistical Dynamic Timing Analysis

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2012

Similar Papers

Loading similar papers…