On the Effects of Process Variation in Network-on-Chip Architectures

  title={On the Effects of Process Variation in Network-on-Chip Architectures},
  author={Chrysostomos Nicopoulos and Suresh Srinivasan and Aditya Yanamandra and Dongkook Park and Narayanan Vijaykrishnan and Chita R. Das and Mary Jane Irwin},
  journal={IEEE Transactions on Dependable and Secure Computing},
The advent of diminutive technology feature sizes has led to escalating transistor densities. Burgeoning transistor counts are casting a dark shadow on modern chip design: global interconnect delays are dominating gate delays and affecting overall system performance. Networks-on-Chip (NoC) are viewed as a viable solution to this problem because of their scalability and optimized electrical properties. However, on-chip routers are susceptible to another artifact of deep submicron technology… CONTINUE READING
Highly Cited
This paper has 35 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 25 extracted citations

A speculative arbiter design to enable high-frequency many-VC router in NoCs

2013 Seventh IEEE/ACM International Symposium on Networks-on-Chip (NoCS) • 2013
View 8 Excerpts
Highly Influenced

Process variation-aware routing in NoC based multicores

2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC) • 2011
View 3 Excerpts
Highly Influenced


Publications referenced by this paper.
Showing 1-10 of 32 references

Low-latency virtual-channel routers for on-chip networks

Proceedings. 31st Annual International Symposium on Computer Architecture, 2004. • 2004
View 8 Excerpts
Highly Influenced

A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks

33rd International Symposium on Computer Architecture (ISCA'06) • 2006
View 2 Excerpts

BulletProof: a defect-tolerant CMP switch architecture

The Twelfth International Symposium on High-Performance Computer Architecture, 2006. • 2006
View 1 Excerpt

Exploring Fault-Tolerant Network-on-Chip Architectures

International Conference on Dependable Systems and Networks (DSN'06) • 2006
View 3 Excerpts

New generation of predictive technology model for sub-45nm design exploration

7th International Symposium on Quality Electronic Design (ISQED'06) • 2006
View 2 Excerpts

Process variation aware OPC with variational lithography modeling

2006 43rd ACM/IEEE Design Automation Conference • 2006
View 1 Excerpt

Reliability Analysis for On-chip Networks under RC Interconnect Delay Variation

2006 1st International Conference on Nano-Networks and Workshops • 2006
View 2 Excerpts

SEAT-LA: a soft error analysis tool for combinational logic

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) • 2006
View 1 Excerpt

Similar Papers

Loading similar papers…