On limit cycle oscillations in discrete-time digital linear regulators

@article{Nasir2015OnLC,
  title={On limit cycle oscillations in discrete-time digital linear regulators},
  author={Saad Bin Nasir and Arijit Raychowdhury},
  journal={2015 IEEE Applied Power Electronics Conference and Exposition (APEC)},
  year={2015},
  pages={371-376}
}
Increasing level of transistor integration with multiple voltage domains and power states, ever decreasing decoupling capacitance, fast load transients and the need for fine-grained spatio-temporal power management provide impetus for embedding distributed point of load (PoL) linear regulators deep within digital functional blocks of microprocessors and Systems-on-Chip (SoCs). This demands modularity in design as well as process and voltage scalability of such linear regulators. Digital linear… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 16 CITATIONS

20.2 Digital low-dropout regulator with anti PVT-variation technique for dynamic voltage scaling and adaptive voltage scaling multicore processor

  • 2017 IEEE International Solid-State Circuits Conference (ISSCC)
  • 2017
VIEW 12 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

An Analog-Assisted Tri-Loop Digital Low-Dropout Regulator

  • IEEE Journal of Solid-State Circuits
  • 2018
VIEW 10 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

All-digital linear regulators with proactive and reactive gain-boosting for supply droop mitigation in digital load circuits

  • 2016 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2016
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Embedded hybrid LDO topologies for digital load circuits

  • 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
  • 2016
VIEW 3 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Exploiting Algorithmic Noise Tolerance for Scalable On-Chip Voltage Regulation

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2019
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

Design and Implementation of a Sliding-Mode Controller for Low-Dropout/Linear Regulator

  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 13 REFERENCES

0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS

  • IEEE Custom Integrated Circuits Conference 2010
  • 2010
VIEW 8 EXCERPTS
HIGHLY INFLUENTIAL

FIVR — Fully integrated voltage regulators on 4th generation Intel® Core™ SoCs

  • 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014
  • 2014
VIEW 1 EXCERPT

System level analysis of fast, per-core DVFS using on-chip switching regulators

  • 2008 IEEE 14th International Symposium on High Performance Computer Architecture
  • 2008
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…