On-chip interconnects for next generation system-on-chips

@article{Brinkmann2002OnchipIF,
  title={On-chip interconnects for next generation system-on-chips},
  author={A. Brinkmann and J. Niemann and I. Hehemann and D. Langen and Mario Porrmann and U. Ruckert},
  journal={15th Annual IEEE International ASIC/SOC Conference},
  year={2002},
  pages={211-215}
}
  • A. Brinkmann, J. Niemann, +3 authors U. Ruckert
  • Published 2002
  • Computer Science
  • 15th Annual IEEE International ASIC/SOC Conference
    • Today's deep submicron fabrication technologies enable design engineers to put an impressive number of components like microprocessors, memories, and interfaces on a single microchip. With the emergence of 100 nm processes, billions of transistors can be integrated on one die and form a parallel system, consisting of thousands of components. To handle this impressive number of components, it is important to provide a communication infrastructure which is able to scale with the capabilities of… CONTINUE READING
    View on IEEE
    doi.org
    33 Citations
    Highly Influential Citations
    1
    Background Citations
    11
    Methods Citations
    4
    33 Citations
    Citation Type

    Citation Type

    Adaptable Switch Boxes as On-Chip Routing Nodes for Networks-on-Chip
    • 4
    • PDF
    An efficient system-on-a-chip design methodology for networking applications
    • 4
    GigaNoC - A Hierarchical Network-on-Chip for Scalable Chip-Multiprocessors
    • 21
    GigaNoC - A Hierarchical Network-on-Chip for Scalable Chip-Multiprocessors
    • 14
    A Multiprocessor System-on-a-Chip Design Methodology for Networking Applications
    • 1
    • PDF
    Evaluating the energy consumption and the silicon area of on-chip interconnect architectures
    • 14
    Analytical approach to massively parallel architectures for nanotechnologies
    • 3
    On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus
    • 41
    • PDF
    Efficient Design of Routing Node to Evaluate the Performance of Network Based Communication Infrastructure for SOC Design
    • 1
    • PDF
    Area-Efficient Design of Scheduler for Routing Node of Network-On-Chip
    • 4
    • PDF

    References

    SHOWING 1-10 OF 24 REFERENCES
    An alternative architecture for on-chip global interconnect: segmented bus power modeling
    • Y. Zhang, W. Ye, M. Irwin
    • Engineering
    • Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284)
    • 1998
    • 35
    Route packets, not wires: on-chip inteconnection networks
    • 1,387
    • PDF
    High level estimation of the area and power consumption of on-chip interconnects
    • 24
    The power analysis of interconnect structures
    • 4
    Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs
    • 102
    Intelligent RAM (IRAM): chips that remember and compute
    • 122
    • PDF
    ARM System-on-Chip Architecture
    • 281
    Compact, multilayer layout for butterfly fat-tree
    • 63
    • PDF
    SIMLAB-a simulation environment for storage area networks
    • 27
    • PDF
    1 of 6 Behavioral Level Power Estimation and Exploration
    • 95