On automatic testpoint insertion in sequential circuits

  title={On automatic testpoint insertion in sequential circuits},
  author={Harald Gundlach and Klaus D. M{\"u}ller-Glaser},
Present design automation tools are not able in general t o predict efficient changes in digital circuits t o make them testable by Sequential ATPG-algorithms. An algorithm is presented which is based on the knowledge of reconvergencies and cycles in the circuit. It identifies a set of locations within the circuit, into which "test-cells" should be placed to improve testability. The results on sequential ATPG-benchmarks are compared with data supported by a commercially available testpattern… CONTINUE READING


Publications citing this paper.


Publications referenced by this paper.
Showing 1-10 of 11 references

Combinational Profiles of Sequential Benchmark Circuits

F. Brglez, D. Bryan, K. Kozminski

The PseudoExhaustive Test of Sequential Circuits

Wunderlich, H.-J, S. Hellebrand
ITC, pp 19 - • 1989

Designing Circuits with Partial Scan

L.D.D. und Tonysheng
IEEE Design & Test of Computers, S • 1988

Self - test : the solution to the VLSI lesl problem ?

K. Totton
IEE Proceedings • 1988

LSI/VLSI Testability Design

F. F. Tsui
MCGraw-Hill Book Company, New York, • 1987

Accelerated A T P G and fault grading via testability analysis

F. Brglez, P. Pownal, R. Hum
Proc. IEEE ISCAS, • 1985

Logic Testing and Design f o r Testability

H. Fujiwara
Computer Science Series, • 1985

Controllability and Observability D o Not Guarantee Good Testability

J. Good
IEEE Trans. on Computers, • 1983

Fehlerlokalisierang in Digitalschaltungen .mit Hive des Aquivalenzklassenverfahrens. .Ph.d.-dissertation at “Fakultat der Elektrotechnik, Rheinisch-Westfalische Technische Hochschule

J. Schlaper

Similar Papers

Loading similar papers…