On Wires Holding a Handful of Electrons

@inproceedings{Beiu2009OnWH,
  title={On Wires Holding a Handful of Electrons},
  author={Valeriu Beiu and W. Ibrahim and R. Makki},
  booktitle={NanoNet},
  year={2009}
}
When analyzing reliability, wires have in most cases been ignored, with gates (and devices) taking the lion’s share. With scaling, this “only computing fails” approach is not going to be accurate enough as communication (wires) will also start to err. Trying to do justice to wires, this paper details a statistical failure analysis of wires following on the few papers which have made wires’ reliability their concern. We will use a classical particle-like probabilistic approach to enhance on the… Expand
On the Reliability of Interconnected CMOS Gates Considering MOSFET Threshold-Voltage Variations
  • M. Sulieman
  • Computer Science, Materials Science
  • NanoNet
  • 2009
TLDR
The results presented here show a clear dependency pattern of reliability on the gate’s input combinations (vectors), and show that both the NAND and Majority logic gates can tolerate up to 40% of threshold voltage variations in a 90nm technology, while only up to 20% at the 22nm technology node. Expand
On Two-Layer Hierarchical Networks How Does the Brain Do This?
TLDR
The aim is to identify layered hierarchical generic network topologies which could closely mimic brain’s connectivity and the range of granularities as well as the particular combinations of the two generic networks which would make such a mimicking achievable are identified. Expand

References

SHOWING 1-10 OF 51 REFERENCES
How much input vectors affect nano-circuit's reliability estimates
TLDR
Simulations results support the claim that the absolute difference between the lowest and the highest achievable reliability is of one-to-two orders of magnitude, and future designs should consider the worst case input vector in order to guarantee the required reliability margins. Expand
Thermally-induced soft errors in nanoscale CMOS circuits
TLDR
This paper investigates the noise probability distributions for both equilibrium and non-equilibrium logic states of advanced CMOS flip-flops operated at ultra-low VDD and shows that such nanoscale flip- flop designs are extremely sensitive to threshold variations, reducing average failure time to a few days. Expand
Fluctuation Phenomena in Low Dimensional Conductors
Central topic of this thesis are fluctuation phenomena in the electrical current of high-mobility semiconductors. Such time dependent fluctuations of the current around its mean value occur due toExpand
On the Reliability of Majority Gates Full Adders
This paper studies the reliability of three different majority gates full adder (FA) designs, and compares them with that of a standard XOR-based FA. The analysis provides insights into differentExpand
On the Reliability of Interconnected CMOS Gates Considering MOSFET Threshold-Voltage Variations
  • M. Sulieman
  • Computer Science, Materials Science
  • NanoNet
  • 2009
TLDR
The results presented here show a clear dependency pattern of reliability on the gate’s input combinations (vectors), and show that both the NAND and Majority logic gates can tolerate up to 40% of threshold voltage variations in a 90nm technology, while only up to 20% at the 22nm technology node. Expand
Hall of mirrors scattering from an impurity in a quantum wire
This paper develops a scattering theory to examine how point impurities affect transport through quantum wires. While some of our new results apply specifically to hard-walled wires, others--forExpand
End of Moore's law: thermal (noise) death of integration in micro and nano electronics
The exponential growth of memory size and clock frequency in computers has a great impact on everyday life. The growth is empirically described by Moore’s law of miniaturization. Physical limitationsExpand
Conductance of a quantum wire at low electron density
We study the transport of electrons through a long quantum wire connecting two bulk leads. As the electron density in the wire is lowered, the Coulomb interactions lead to short-range crystallineExpand
A Model for Soft Errors in the Subthreshold CMOS Inverter
TLDR
A new methodology is introduced for predicting noise probability distributions for both equilibrium and non-equilibrium logic states of advanced CMOS inverters operated at low supply voltage, essential to computing the probability of soft errors. Expand
Beyond Moore's Law: the interconnect era
  • J. Meindl
  • Philosophy
  • Computing in Science & Engineering
  • 2003
Reversing early limitations on Moore's low, interconnectors have replaced transistors as the main determinants of chip performance. This "tyranny of interconnectors" will only escalate in the future,Expand
...
1
2
3
4
5
...