On Processor Coordination Using Asynchronous Hardware


We investigate an asynchronous model of concurrent computations, where processors communicate by shared registers that allow atomic read and write operations (but do not support atomic test-and-set). For this model, we define a general notion of processor coordination, and study the possibility and complexity of achieving coordination. Our definition… (More)
DOI: 10.1145/41840.41848


1 Figure or Table


Citations per Year

122 Citations

Semantic Scholar estimates that this publication has 122 citations based on the available data.

See our FAQ for additional information.

Slides referencing similar topics