Corpus ID: 9072344

On Irregular Interconnect Fabrics for Self-Assembled Nanoscale Electronics

  title={On Irregular Interconnect Fabrics for Self-Assembled Nanoscale Electronics},
  author={Christof Teuscher},
  journal={arXiv: Disordered Systems and Neural Networks},
  • C. Teuscher
  • Published 2006
  • Computer Science, Physics
  • arXiv: Disordered Systems and Neural Networks
Nanoscale electronics and novel fabrication technologies bear unique opportunities for self-assembling multi-billion component systems in a largely random manner, which would likely lower fabrication costs significantly compared to a definite ad hoc assembly. It has been shown that communication networks with the small-world property have major advantages in terms of transport characteristics and robustness over regularly connected systems. In this paper we pragmatically investigate the… Expand
Non-traditional irregular interconnects for massive scale SoC
It is argued that only small-world topologies will scale up to massive scale systems and what the limits are and the scaling properties of different interconnect topologies and routing algorithms are looked into in an abstract framework. Expand
Topology-unaware routing in irregular self-assembled networks-on-chip: an explorative case study
This work compares the communication properties of simple, local, and topology-unaware routing strategies on several network-on-chip interconnect topologies and underline the importance of decentralized routing in such assemblies, but also highlight the limits. Expand
Small-World Power-Law Interconnects for Nanoscale Computing Architectures
  • C. Teuscher
  • Computer Science
  • 2006 Sixth IEEE Conference on Nanotechnology
  • 2006
It is shown that fabrics with small-world-like properties have major advantages in terms of performance and robustness over purely regular fabrics and support the unconventional approach of self-assembling nanoscale electronics in a mostly random manner. Expand
Exploring Logic Artificial Chemistries: An Illogical Attempt?
  • C. Teuscher
  • Computer Science, Physics
  • 2007 IEEE Symposium on Artificial Life
  • 2007
The results emphasize that artificial chemistries can be used to implement Boolean logic in a spatially extended and distributed environment and can also be made highly robust, but at a significant price. Expand
Memristor-based reservoir computing
This paper uses for the first time memristive components as reservoir building blocks that are assembled into device networks and shows that the approach presents a promising new computing paradigm that harnesses the non-linear, time-dependent, and highly-variable properties of current memristives for solving computational tasks. Expand
Information Dynamics in Small-World Boolean Networks
An ensemble investigation of the computational capabilities of small-world networks as compared to ordered and random topologies finds that the ordered phase of the dynamics and topologies with low randomness are dominated by information storage, while the chaotic phase is dominated byInformation storage and information transfer. Expand
Title: Evolving Cellular Automata with Genetic Algorithms: Analyzing Asynchronous Updates and Small World Topologies
An abstract of the thesis of Davy Stevenson for the Master of Science in Computer Science presented February 15, 2008. Title: Evolving Cellular Automata with Genetic Algorithms: AnalyzingExpand
Complex systems: Network thinking
  • M. Mitchell
  • Sociology, Computer Science
  • Artif. Intell.
  • 2006
Four general principles of adaptive information processing in decentralized systems are proposed, and the relevance of ''network thinking'' for artificial intelligence (and vice versa) are the subject of the last two sections of the article. Expand
Analyzing and modeling real-world phenomena with complex networks: a survey of applications
A diversity of phenomena are surveyed, which may be classified into no less than 11 areas, providing a clear indication of the impact of the field of complex networks. Expand


Array-based architecture for FET-based, nanoscale electronics
Advances in our basic scientific understanding at the molecular and atomic level place us on the verge of engineering designer structures with key features at the single nanometer scale. This offersExpand
Nanocell logic gates for molecular computing
Genetic algorithm-based simulations of molecular device structures in a nanocell where placement and connectivity of the internal molecular switches are not specifically directed and the internal topology is generally disordered show that it is possible to use easily fabricated nanocells as logic devices by setting theinternal molecular switch states after the topological molecular assembly is complete. Expand
Assembling nanoscale circuits with randomized connections
Molecular electronics are difficult to fabricate with precise positioning of large numbers of devices and their connections. Self-assembly techniques can create such circuits but with some randomExpand
Interconnect opportunities for gigascale integration
Using a heterogeneous version of Rent's rule, a design methodology for the global signal, clock, and power/ground distribution networks for a system-on-a-chip has been derived. Expand
Interconnect limits on gigascale integration (GSI) in the 21st century
This result emphasizes that changes in design, technology, and architecture are needed to cope with the onslaught of wiring demands and one potential solution is 3-D integration of transistors, which is expected to significantly improve interconnect performance. Expand
Networks on Chips: A New SoC Paradigm
Focusing on using probabilistic metrics such as average values or variance to quantify design objectives such as performance and power will lead to a major change in SoC design methodologies. Expand
Nanoscale molecular-switch crossbar circuits
Molecular electronics offer an alternative pathway to construct nanoscale circuits in which the critical dimension is naturally associated with molecular sizes. We describe the fabrication andExpand
Performance evaluation and design trade-offs for network-on-chip interconnect architectures
This paper develops a consistent and meaningful evaluation methodology to compare the performance and characteristics of a variety of NoC architectures and explores design trade-offs that characterize the NoC approach and obtains comparative results for a number of common NoC topologies. Expand
Ordered three-dimensional hierarchical nanostructures by nanoimprint lithography
This paper describes a technique for the fabrication of ordered three-dimensional hierarchical nanostructures in polymer films via nanoimprint lithography. The hierarchical structure is obtained by aExpand
Integrating Nanowires With Substrates Using
This paper describes a new methodology for inte- grating nanowires with micropatterned substrates using directed assembly and nanoscale soldering. Nanowires containing ferro- magnetic nickel segmentsExpand