On Delay Fault Testing in Logic Circuits

  title={On Delay Fault Testing in Logic Circuits},
  author={Chin Jen Lin and Sudhakar M. Reddy},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
Correct operation of a logic circuit requires propagation delays of all paths in the circuit to be smaller than the intended "clock interval." Random or deterministic tests, conducted at the normal clocking rate, can be used to insure that path delays in manufactured circuits meet the specifications. Algorithms, based on a five-valued logic system, to accurately calculate the detection probability of path delay faults by random delay tests as well as to derive deterministic tests to detect path… CONTINUE READING
Highly Influential
This paper has highly influenced 23 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 517 citations. REVIEW CITATIONS

From This Paper

Topics from this paper.


Publications citing this paper.
Showing 1-10 of 282 extracted citations

518 Citations

Citations per Year
Semantic Scholar estimates that this publication has 518 citations based on the available data.

See our FAQ for additional information.

Similar Papers

Loading similar papers…