On Complexity, Energy- and Implementation-Efficiency of Channel Decoders

@article{Kienle2011OnCE,
  title={On Complexity, Energy- and Implementation-Efficiency of Channel Decoders},
  author={Frank Kienle and Norbert Wehn and Heinrich Meyr},
  journal={IEEE Transactions on Communications},
  year={2011},
  volume={59},
  pages={3301-3310}
}
Future wireless communication systems require efficient and flexible baseband receivers. Meaningful efficiency metrics are key for design space exploration to quantify the algorithmic and the implementation complexity of a receiver. Most of the current established efficiency metrics are based on counting operations, thus neglecting important issues like data and storage complexity. In this paper we introduce suitable energy and area efficiency metrics which resolve the afore-mentioned… Expand
When Channel Coding Hits the Implementation Wall
TLDR
This paper will highlight implementation challenges for the most advanced channel coding techniques, i.e. Turbo codes, Low Density Parity Check (LDPC) codes and Polar codes and present decoder architectures for all three code classes that are designed for highest throughput. Expand
Computational Complexity Analysis of FEC Decoding on SDR Platforms
TLDR
Three high efficient coding schemes including Turbo, QC-LDPC and Convolutional code (CC) are investigated and the analytical FEC complexity results are beneficial for the design and optimization of high throughput software defined FEC decoding platforms. Expand
Advanced iterative channel coding schemes: When Shannon meets Moore
TLDR
This paper highlights the strong interrelation of code structure, decoding algorithms, communications performance and efficient implementation in state-of-the-art semiconductor technology in some advanced iterative channel coding techniques and demonstrates challenges and limitations with respect to throughput and latency. Expand
Energy-efficient gear-shift LDPC decoders
TLDR
This paper presents LDPC decoder designs based on gear-shift algorithms, which can use multiple decoding algorithms or update rules over the course of decoding a single frame, and improves upon state-of-the-art decoders with comparable error correction performance. Expand
High throughput decoding methods and architectures for polar codes with high energy-efficiency and low latency
TLDR
This work proposes high throughput and energy-efficient decoders for polar codes using combinational logic targeting, but not limited to, next generation communication services such as optical communications, Massive Machine-Type Communications (mMTC) and Terahertz communications. Expand
Towards higher speed decoding of convolutional turbocodes
TLDR
This work proposes a high throughput low complexity radix-16 SISO decoder intended to break the bottleneck that appears because of the recursive operations in the heart of the turbo decoding algorithm and proposes two techniques so that the architecture can be used in practical applications. Expand
Advanced wireless digital baseband signal processing beyond 100 Gbit/s
TLDR
This paper highlights the challenges for wireless digital baseband signal processing beyond 100 Gbit/s and the limitations of today's architectures and discusses techniques on algorithmic and architectural level, which aim to close this gap. Expand
ASIC Design of a Noisy Gradient Descent Bit Flip Decoder for 10GBASE-T Ethernet Standard
TLDR
The results indicate that the NGDBF decoder has a better area efficiency and a better energy efficiency compared to other state-of-art decoders and provides better error performance when operated in medium to high signal to noise ratios. Expand
Comparison of Polar Decoders with Existing Low-Density Parity-Check and Turbo Decoders
TLDR
This comparison enables to identify applications where polar codes are superior to existing error-correction coding solutions as well as to determine the most promising research direction in terms of the hardware implementation of polar decoders. Expand
High-Throughput Energy-Efficient LDPC Decoders Using Differential Binary Message Passing
In this paper, we present energy-efficient architectures for decoders of low-density parity check (LDPC) codes using the differential decoding with binary message passing (DD-BMP) algorithm and itsExpand
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 29 REFERENCES
Design and Optimization of an HSDPA Turbo Decoder ASIC
TLDR
This paper addresses the complexity and power consumption issues at algorithmic, arithmetic and gate levels of ASIC design, in order to bring power consumption and die area of turbo decoders to a level commensurate with wireless application. Expand
Architecture-aware low-density parity-check codes
TLDR
A high-throughput memory-efficient decoder architecture for architecture-aware low-density parity-check (LDPC) codes is proposed based on a novel turbo-decoding algorithm that achieves savings of 89.13 % and 62.5 % in power consumption and silicon area over state-of-the-art. Expand
Evaluation of High Throughput Turbo-Decoder Architectures
TLDR
This is the first comparison of this totally different architectural approach for high throughput Turbo-decoder architectures and the 3GPP conditions for performance comparisons were applied. Expand
A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE
TLDR
A new hardware architecture that can share hardware resources for the two standards such as Mobile WiMAX and 3GPP-LTE is proposed, which mainly consists of eight retimed radix-4 soft-input soft-output (SISO) decoders to achieve high throughput and a dual-mode parallel hardware interleaver to support both almost regular permutations (ARP) and quadratic polynomial permutation (QPP) interleavers defined in the two Standards. Expand
A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment
  • T. Vogt, N. Wehn
  • Computer Science
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2008
TLDR
The ASIP outperforms state-of-the-art decoder architectures targeting software defined radio by at least a factor of three while consuming only 60% or less of the logic area. Expand
Low-power VLSI decoder architectures for LDPC codes
TLDR
This paper jointly design the code and the decoder to induce the structural regularity needed for a reduced complexity parallel decoder architecture and proposes a new approach for computing reliability metrics based on the BCJR algorithm that reduces the message switching activity in the decoding compared to existing approaches. Expand
Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder
TLDR
A low-complexity QPP interleaving address generator and a multi-bank memory architecture to enable parallel Turbo decoding and design trade-offs in terms of area and throughput efficiency are explored to find the optimal architecture. Expand
Low cost LDPC decoder for DVB-S2
TLDR
This investigation of generic LDPC-implementations found that scalable sub-block parallelism enables efficient implementations for a wide range of applications and achieves half the chip-size of known solutions for the DVB-S2 case. Expand
On the Fair Comparison of FEC Schemes
  • Stefano Galli
  • Computer Science
  • 2010 IEEE International Conference on Communications
  • 2010
TLDR
Two new metrics for the high-level comparison of Forward Error Correction (FEC) schemes are proposed and applied to the study of Turbo and LDPC codes, confirming the technical validity of the selection of the LDPC-based proposal over the Turbo Code one. Expand
A 390Mb/s 3.57mm2 3GPP-LTE turbo decoder ASIC in 0.13µm CMOS
TLDR
This contribution explores the feasibility of achieving the LTE maximum throughput with a turbo decoder ASIC realization, and the 100Mb/s milestone with competitive power consumption and die area. Expand
...
1
2
3
...