Ohm’s Law Survives to the Atomic Scale

  title={Ohm’s Law Survives to the Atomic Scale},
  author={Bent Weber and Suddhasatta Mahapatra and Hoon Ryu and S. Lee and Andreas Fuhrer and Thilo C. G. Reusch and David Thompson and W. C. T. Lee and Gerhard Klimeck and Lloyd C L Hollenberg and Michelle Yvonne Simmons},
  pages={64 - 67}
Wiring Up Silicon Surfaces One of the challenges in downsizing electronic circuits is maintaining low resistivity of wires, because shrinking their diameter to near atomic dimensions increases interface effects and can decrease the effectiveness of dopants. Weber et al. (p. 64; see the Perspective by Ferry) created nanowires on a silicon surface with the deposition of phosphorus atoms through decomposition of PH3 with a scanning tunneling microscope tip. A brief thermal annealing embedded these… 
Ultralow-Noise Atomic-Scale Structures for Quantum Circuitry in Silicon.
It is shown that ultrathin Si:P nanowires form one of the most-stable electrical conductors, with the phenomenological Hooge parameter of low-frequency noise being as low as ≈10(-8) at 4.2 K, nearly 3 orders of magnitude lower than even carbon-nanotube-based 1D conductors.
Band Engineering of Dangling-Bond Wires on the Si(100)H Surface
Nanoscale devices need to be connected among them and to the macroscopic world. Ideally, interconnects embedded in the environment holding the device will have an undeniable practical and
Toward Scalable Fabrication of Atomic Wires in Silicon by Nanopatterning Self-Assembled Molecular Monolayers
Developing a scalable method to fabricate atomic wires is an important step for building solid-state semiconductor quantum computers. In this work, we developed a novel selective doping strategy by
Evaluation of Leakage Current in 1-D Silicon Dangling-Bond Wire Due to Dopants
Molecular devices will be contacted by systems with increasingly reduced dimensions. The device will need to be held somehow, possibly on a solid surface, and electronic currents will be addressed to
Atomic-Scale Devices in Silicon by Scanning Tunneling Microscopy
The ability to control matter at the atomic scale and build devices with atomic precision is one of the core challenges of nanotechnology. In this chapter, we outline a complete fabrication strategy
Bottom-up assembly of metallic germanium
It is demonstrated that free electrons from distinct 2D dopant layers coalesce into a homogeneous 3D conductor using anisotropic quantum interference measurements, atom probe tomography, and density functional theory.
Probing Charge Carrier Movement in Organic Semiconductor Thin Films via Nanowire Conductance Spectroscopy
Understanding the movement of charge within organic semiconducting films is crucial for applications in photo-voltaics and flexible electronics. We study the sensitivity of the electrical conductance
Microwave Properties of 2D CMOS Compatible Co‐Planar Waveguides Made from Phosphorus Dopant Monolayers in Silicon
Low‐dimensional microwave interconnects have important applications for nanoscale electronics, from complementary metal–oxide‐semiconductor (CMOS) to silicon quantum technologies. Graphene is
Surface-state engineering for interconnects on H-passivated Si(100).
Surface-state engineering strategies for atomic-size interconnects on H-passivated Si(100) surfaces are explored, and zigzag dangling-bond wires attain atomically confined conduction properties comparable with the conduction of free-standing metallic monatomic wires hint at band-engineering strategies for the development of electronically driven nanocircuits.
Nondestructive imaging of atomically thin nanostructures buried in silicon
Scanning microwave microscopy is used to image and electronically characterize three-dimensional phosphorus nanostructures fabricated via scanning tunneling microscope–based lithography and suggests that SMM could aid the development of fabrication processes for surface code quantum computers.


Donor deactivation in silicon nanostructures.
It is shown that the donor ionization energy increases with decreasing nanowire radius, and that it profoundly modifies the attainable free carrier density at values of the radius much larger than those at which quantum and dopant surface segregation effects set in.
Atomic-scale, all epitaxial in-plane gated donor quantum dot in silicon.
A fully functional multiterminal quantum dot device with integrated donor based in-plane gates epitaxially assembled on a single atomic plane of a silicon (001) surface is demonstrated and the electronic stability of dots in silicon can be comparable or better than that of quantum dots defined in other material systems.
Silicon Nanowires: A Review on Aspects of their Growth and their Electrical Properties
This paper summarizes some of the essential aspects of silicon‐nanowire growth and of their electrical properties. In the first part, a brief description of the different growth techniques is given,
Single-donor ionization energies in a nanoscale CMOS channel.
It is shown that a single arsenic dopant atom dramatically affects the off-state room-temperature behaviour of a short-channel field-effect transistor fabricated with standard microelectronics processes, and suggests a path to incorporating quantum functionalities into silicon CMOS devices through manipulation of single donor orbitals.
Narrow, highly P-doped, planar wires in silicon created by scanning probe microscopy
We demonstrate the use of a scanning tunnelling microscope (STM) to pattern buried, highly planar phosphorus-doped silicon wires with widths down to the sub-10 nm level. We confirm the structural
Realization of atomically controlled dopant devices in silicon.
was developed, similar to opticallithography found in the semiconductor industry and elec-tron-beam lithography used in the research environment.The basic concept involves passivating the Si surface
Limits on silicon nanoelectronics for terascale integration.
Analysis of fundamental, material, device, circuit, and system limits reveals that silicon technology has an enormous remaining potential to achieve terascale integration (TSI) of more than 1 trillion transistors per chip.
Silicon Device Scaling to the Sub-10-nm Regime
Challenges and possible solutions are discussed for continued silicon device performance trends down to the sub-10-nm gate regimes, which will lead to devices with gate lengths below 10 nanometers.
Single-shot readout of an electron spin in silicon
High-fidelity single-shot spin readout in silicon opens the way to the development of a new generation of quantum computing and spintronic devices, built using the most important material in the semiconductor industry.