OWER E FFICIENT D ESIGN OF M ULTIPLEXER USING A DIABATIC L OGIC
@inproceedings{Singh2013OWEREF, title={OWER E FFICIENT D ESIGN OF M ULTIPLEXER USING A DIABATIC L OGIC}, author={R. Singh and R. Mehra}, year={2013} }
This paper provides low power solutions for Very Large Scale Integration design. The dynamic power consumption of CMOS circuits is rapidly becoming a major concern in VLSI design. By adiabatic technique dynamic power consumption in pull up network can be reduced and energy stored on the load capacitance can be recycled. In this paper different logic style multiplexes have been analyzed and low power 2:1 multiplexer is designed using positive feedback adiabatic logic. It has been observed that… CONTINUE READING
Figures from this paper
References
SHOWING 1-10 OF 26 REFERENCES
An Efficient Design of 2:1 Multiplexer and Its Application in 1-Bit Full Adder Cell
- Computer Science
- 2012
- 6
- Highly Influential
Design Methodology for High Speed and Low Power Digital Circuits with Energy Economized Pass-transistor Logic (EEPL)
- Computer Science
- ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference
- 1996
- 12
Power and Delay Analysis of a 2-to-1 Multiplexer Implemented in Multiple Logic Styles for Multiplexer-Based Decoder in Flash ADC
- Computer Science
- 2009
- 15
- Highly Influential
Comparative Analysis of Adiabatic Compressor Circuits for Ultra-low Power DSP Application
- Computer Science
- 2010 International Conference on Advances in Recent Technologies in Communication and Computing
- 2010
- 4
2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic
- Computer Science, Mathematics
- APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems
- 2006
- 58
- PDF
Energy recovery performance of quasi-adiabatic circuits using lower technology nodes
- Engineering
- India International Conference on Power Electronics 2010 (IICPE2010)
- 2011
- 25
Analysis of Several 2:1 Multiplexer Circuits at 90nm and 45nm Technologies
- Engineering
- 2012
- 15
- Highly Influential
- PDF
Input Selection Encoding for Low Power Multiplexer Tree
- Computer Science
- 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)
- 2007
- 13