• Corpus ID: 16709149

OWER E FFICIENT D ESIGN OF M ULTIPLEXER USING A DIABATIC L OGIC

@inproceedings{Singh2013OWEREF,
  title={OWER E FFICIENT D ESIGN OF M ULTIPLEXER USING A DIABATIC L OGIC},
  author={Richa Singh and Rajesh Mehra},
  year={2013}
}
This paper provides low power solutions for Very Large Scale Integration design. The dynamic power consumption of CMOS circuits is rapidly becoming a major concern in VLSI design. By adiabatic technique dynamic power consumption in pull up network can be reduced and energy stored on the load capacitance can be recycled. In this paper different logic style multiplexes have been analyzed and low power 2:1 multiplexer is designed using positive feedback adiabatic logic. It has been observed that… 
No Paper Link Available

References

SHOWING 1-10 OF 25 REFERENCES

Design Methodology for High Speed and Low Power Digital Circuits with Energy Economized Pass-transistor Logic (EEPL)

A new design method for digital circuits with Energy Economized Pass-transistor Logic (EEPL) is proposed. Adopting the principle of regenerative positive feedback with pMOS switches, we reduce the…

Comparative Analysis of Adiabatic Compressor Circuits for Ultra-low Power DSP Application

TLDR
This paper compares and analyzes the performance of transistor based imperative adiabatic logic styles, using 4-2 compressor circuit as a reference, and finds significant differences in area occupation, energy consumption, operating frequencies among the various logic styles.

Charge-recovery computing on silicon

TLDR
An overview of the field is presented and two chip designs are focused on that highlight some of the promising charge recovering techniques in practice that rely on controlled charge recovery to operate at substantially lower power dissipation levels than their conventional counterparts.

2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic

TLDR
From the simulation results, it is shown that the energy consumption of the 2PADCL circuit is lower than those of other diode based adiabatic logic circuits and can be also directly derived from static CMOS logic circuits.

Energy recovery performance of quasi-adiabatic circuits using lower technology nodes

  • V. S. K. Bhaaskaran
  • Engineering
    India International Conference on Power Electronics 2010 (IICPE2010)
  • 2011
The quasi-adiabatic switching circuits reclaim part of the energy spent in the computation process and recycle the recovered energy for subsequent computations. The efficiency of such circuits is…

Low-power logic styles: CMOS versus pass-transistor logic

TLDR
This paper shows that complementary CMOS is the logic style of choice for the implementation of arbitrary combinational circuits if low voltage, low power, and small power-delay products are of concern.

Analysis of Several 2:1 Multiplexer Circuits at 90nm and 45nm Technologies

TLDR
This paper represents the simulation of different 2:1 MUX configurations and their comparative analysis on different parameters such as Power Supply Voltage, Operating Frequency and Temperature etc.

Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits

TLDR
Simulation results show that the 4- 2 compressor with the proposed XOR-XNOR module and the new fast 5-2 compressor architecture are able to function at supply voltage as low as 0.6 V, and outperform many other architectures including the classical CMOS logic compressors and variants of compressors constructed with various combinations of recently reported superior low-power logic cells.

Clock-powered CMOS: a hybrid adiabatic logic style for energy-efficient computing

  • N. TzartzanisW. Athas
  • Computer Science
    Proceedings 20th Anniversary Conference on Advanced Research in VLSI
  • 1999
TLDR
An analytical model that closely estimates the on-resistance of the bootstrapped nFET is derived and demonstrates superior energy vs. delay scalability than its supply-scaled counterparts.

CMOS Digital Integrated Cir-cuits: Analysis and Design

TLDR
Through rigorous analysis of CMOS circuits in this text, students will be able to learn the fundamentals ofCMOS VLSI design, which is the driving force behind the development of advanced computer hardware.