OVL, PSL, SVA: Assertion based verification using checkers and standard assertion languages

Abstract

Over a number of years, assertion-based techniques have been growing in importance as part of functional verification methodologies for industrial semiconductor designs. This acceptance has given way to the use of assertion properties making verification look simpler for those verification engineers when compared to simulation based verification. To add on… (More)

Topics

5 Figures and Tables