Noise-immune design of Schmitt trigger logic gate using DTMOS for sub-threshold circuits

Abstract

This paper presents several Schmitt trigger logic gates with enhanced noise immunity using variable threshold voltage technique for sub-threshold voltage operation. The proposed logic gates are based on buffer design using dynamic threshold voltage MOS (DTMOS) for low power operation (VDD=0.4V). Our solution dramatically improves noise immunity of logic… (More)

Topics

  • Presentations referencing similar topics