author={Zoran A. Salcic and Heejong Park and J{\"u}rgen Teich and Avinash Malik and Muhammad Faisal Nadeem},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  pages={1 - 25}
  • Z. SalcicHeejong Park M. Nadeem
  • Published 13 June 2017
  • Computer Science
  • ACM Transactions on Design Automation of Electronic Systems (TODAES)
Scalability and performance in multicore processors for embedded and real-time systems usually don't go well each with the other. Networks on Chip (NoCs) provide scalable execution platforms suitable for such kind of embedded systems. This article presents a NoC-based Heterogeneous Multi-Processor system, called NoC-HMP, which is a scalable platform for embedded systems developed in the GALS language SystemJ. NoC-HMP uses a time-predictable TDMA-MIN NoC to guarantee latencies and communication… 



Optimizing Latencies and Customizing NoC of Time-Predictable Heterogeneous Multi-core Processor

This paper focuses on optimization of latency of TDMA-MIN NoC, which also results in mapping of processor cores on physical ports of NoC and optimal TDMA round and analyzes the performance of TP-HMP execution of the benchmark program used in industrial automation case study.

Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation

An area-efficient, globally asynchronous, locally synchronous network-on-chip (NoC) architecture for a hard real-time multiprocessor platform that uses statically scheduled time-division multiplexing (TDM) to control the communication over a structure of routers, links, and network interfaces (NIs).

T-CREST: Time-predictable multi-core architecture for embedded systems

Hardware support for WCET analysis of hard real-time multicore systems

This paper proposes a multicore architecture with shared resources that allows the execution of applications with hard real-time and non hardreal-time constraints at the same time, providing time analizability for the hard Real-time tasks so that they can meet their deadlines.

Reducing Worst Case Reaction Time of Synchronous Programs on Chip-multiprocessors with Application-Specific TDMA Scheduling

This paper proposes an application-specific TDMA (ASTDMA) bus scheduling approach, which takes into account the bus access contention pattern of the application and results in shorter static WCRT estimates, and experimental results reveal that the ASTDMA approach achieves on average 21.33% shorter WCRTs compared to the standard TDMA scheduling policy.

parMERASA -- Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability

Engineers who design hard real-time embedded systems express a need for several times the performance available today while keeping safety as major criterion. A breakthrough in performance is

AEthereal network on chip: concepts, architectures, and implementations

The AEthereal NoC is introduced, which provides guaranteed services (GSs) - such as uncorrupted, lossless, ordered data delivery; guaranteed throughput; and bounded latency - are essential for the efficient construction of robust SoCs and exploits the NoC capacity unused by the GS traffic.

Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip

This paper combines the GT and BE router architectures in an efficient implementation by sharing resources, and shows the trade offs between hardware complexity and efficiency of the combined router, and the motivation of the choices.

Networks on chip

We are witnessing a growing interest in Networks on Chips (NoC) that is related to the evolution of integrated circuit technology and to the growing requirements in performance and portability of