New security threats against chips containing scan chain structures

  title={New security threats against chips containing scan chain structures},
  author={Jean DaRolt and Giorgio Di Natale and Marie-Lise Flottes and Bruno Rouzeyre},
  journal={2011 IEEE International Symposium on Hardware-Oriented Security and Trust},
Insertion of scan chains is the most common technique to ensure observability and controllability of sequential elements in an IC. However, when the chip deals with secret information, the scan chain can be used as back door for accessing secret (or hidden) information, and thus jeopardize the overall security. Several scan-based attacks on cryptographic functions have been described and showed the need for secure scan implementations. These attacks assume a single scan chain. However the… CONTINUE READING
Highly Cited
This paper has 42 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Explore Further: Topics Discussed in This Paper


Publications citing this paper.
Showing 1-10 of 31 extracted citations

Security Analysis of Industrial Test Compression Schemes

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2013
View 6 Excerpts
Highly Influenced

Crypto-Test-Lab for security validation of ECC co-processor test infrastructure

2017 32nd Conference on Design of Circuits and Integrated Systems (DCIS) • 2017
View 2 Excerpts

Using Scan Side Channel to Detect IP Theft

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2017

Analysis of recent secure scan test techniques

2016 Chinese Control and Decision Conference (CCDC) • 2016
View 1 Excerpt

Side-Channel Attack on Flipped Scan Chains

2016 IEEE 25th Asian Test Symposium (ATS) • 2016
View 1 Excerpt


Publications referenced by this paper.
Showing 1-10 of 17 references

Secure Scan: A Design-for-Test Architecture for Crypto Chips

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2005
View 10 Excerpts
Highly Influenced

Scan Chain Organization for Embedded Diagnosis

2008 Design, Automation and Test in Europe • 2008
View 2 Excerpts

A Low Overhead Scan Design Approach for Protection of Secret Key in ScanBased Secure Chips

S. Paul, S. ChakrabortyR., S. Bhunia
Proc VTS • 2007

Secured Flipped Scan-Chain Model for Crypto-Architecture

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2007
View 1 Excerpt

A low-cost solution for protecting IPs against scan-based side-channel attacks

J. Lee, M. Tebranipoor, J Plusquellic
Proc. VTS 2006, pp.93-99 • 2006
View 1 Excerpt

Scan Pattern Watermarking ”

D. Hély
LATW • 2006

Similar Papers

Loading similar papers…