New effects of trench isolated transistor using side-wall gates

@article{Hieda1987NewEO,
  title={New effects of trench isolated transistor using side-wall gates},
  author={K. Hieda and F. Horiguchi and H. Watanabe and K. Sunouchi and I. Inoue and T. Hamamoto},
  journal={1987 International Electron Devices Meeting},
  year={1987},
  pages={736-739}
}
  • K. Hieda, F. Horiguchi, +3 authors T. Hamamoto
  • Published 1987
  • Materials Science
  • 1987 International Electron Devices Meeting
    • In order to realize a high performance switching transistor, a new trench isolated transistor with side-wall gates has been developed. In this transistor with a triple-gate structure, the side-wall of the trench is used as an extra-channel region. The new effects of trench isolated transistor with a triple-gate structure have been described. The advantages of this transistor are excellent cutoff characteristics, a small substrate bias effect and high reliability characteristics. It is found… CONTINUE READING
    View on IEEE
    doi.org
    20 Citations
    Background Citations
    3
    Methods Citations
    1
    Results Citations
    2

    Figures from this paper

    Figures

    20 Citations
    Citation Type

    Citation Type

    Impact of the vertical SOI 'DELTA' structure on planar device technology
    • 131
    A fully depleted lean-channel transistor (DELTA)-a novel vertical ultrathin SOI MOSFET
    • 82
    • PDF
    Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits
    • 82
    Impact of the Vertical SO1 "DELTA" Structure on
    • 6
    A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET
    • 210
    Three-dimensional analysis of subthreshold swing and transconductance for fully-recessed-oxide (trench) isolated 1/4- mu m-width MOSFETs
    • 33
    Anomalous hot-carrier induced degradation in very narrow channel nMOSFETs with STI structure
    • 31
    III-V Multiple-Gate Field-Effect Transistors With High-Mobility In 0.7 Ga 0.3 As Channel and Epi-Controlled Retrograde-Doped Fin
    • 17
    Dimension Increase in Metal-Oxide-Semiconductor Memories and Transistors
    • 5
    • PDF
    Development of a fully-depleted thin-body FinFET process
    • 2

    References

    SHOWING 1-6 OF 6 REFERENCES
    Steep subthreshold characteristic and enhanced transconductance of fully-recessed oxide (trench) isolated 1/4 µm width MOSFETs
    • 9
    Double threshold MOSFETs in bird's-beak free structures
    • 30
    A new bird's-beak free field isolation technology for VLSI devices
    • 45
    An isolation-merged vertical capacitor cell for large capacity DRAM
    • 23
    • Highly Influential
    A folded capacitor cell (F.C.C.) for future megabit DRAMs
    • 21
    An empirical model for device degradation due to hot-carrier injection
    • 509