New designs of 14-transistor PPM adder

  title={New designs of 14-transistor PPM adder},
  author={Rizwan Mudassir and Hayssam El-Razouk and Zine-Eddine Abid and Wei Wang},
  journal={Canadian Conference on Electrical and Computer Engineering, 2005.},
In this paper, we propose improved designs of full adders, known as plus-plus-minus (PPM) adders, for redundant binary (RB) number systems applications. The proposed two PPM adder designs use 14 transistors and are derived from new algorithms. They achieve reduction in the time delay, power consumption, and chip area, compared to currently available designs. Furthermore, the proposed 14-transistor adders have been used to build two efficient designs of on-line radix-2 redundant multipliers. All… CONTINUE READING


Publications citing this paper.
Showing 1-4 of 4 extracted citations

New designs of signed multipliers

The 3rd International IEEE-NEWCAS Conference, 2005. • 2005
View 6 Excerpts
Method Support
Highly Influenced

A Novel 14-Transistors Low-Power High-Speed PPM Adder

2011 International Symposium on Electronic System Design • 2011
View 1 Excerpt

New parallel multipliers based on low power adders

Canadian Conference on Electrical and Computer Engineering, 2005. • 2005
View 3 Excerpts


Publications referenced by this paper.
Showing 1-6 of 6 references

Vlsi digital signal processing systems

View 8 Excerpts
Highly Influenced

JANUS, an on-line multiplier/divider for manipulating large numbers

IEEE Symposium on Computer Arithmetic • 1989
View 7 Excerpts
Highly Influenced

Performance Analysis of Low-Power 1-bit CMOS full Adder cells

Ahmed M. Shams
IEEE Trans. On VLSI systems, vol.10. No.1 Feb, 2002. 1742 • 2002
View 3 Excerpts
Highly Influenced

Signed-Digit Numbe Representations for Fast Parallel Arithmetic

IRE Trans. Electronic Computers • 1961
View 3 Excerpts