Corpus ID: 9341375

New Technology Migration Methodology for Analog IC Design

  title={New Technology Migration Methodology for Analog IC Design},
  author={Helga Dornelas and Alonso Schmidt and Gunter Strube and Eric E. Fabris and Nscad Microeletronica},
In this paper, a new approach for technology migration of full custom IC designs is presented. Differently from previous methodologies, in which the generation of the circuit on the target process is either done manually or at netlist level, the migration is performed on a schematic level, followed by a robustness verification with the usage of MunEDA tools. The methodology is validated and simulation results are presented for the migration of a bandgap voltage reference between two processes… Expand
1 Citations

Figures and Tables from this paper

Low power SAR analog-to-digital converter for internet-of-things RF receivers
The RF receiver architecture and its specifications aiming low power consumption and IEEE 802.11ah standard complying are outlined, being the basis to the proposition of an 8-bit resolution and 10 MHz sampling rate ADC. Expand


A new reuse method of analog circuit design for CMOS technology migration
A new method for analog design reuse during technology migration is proposed that adopts an extra pre-extraction step for parameters deciding and enables a practical description of MOS transistor working state and is therefore more precisely in deciding the design freedoms of two typical strategies. Expand
Chameleon ART: a non-optimization based analog design migration framework
A tool that automatically migrates analog designs from one process to another while keeping circuit and layout topologies and preserves design intelligence embedded in the original IP such as symmetry, hierarchy, placement and routing is presented. Expand
Experiences on analog circuit technology migration and reuse
A method for technology migration of analog circuits, recently proposed by Galup-Montoro and Schneider, is validated experimentally and the feasibility of the application of the reference bias current as a tuning parameter to customize the performance of an existing design to suit different applications is demonstrated. Expand
Resizing rules for MOS analog-design reuse
The procedure presented, designers can calculate parameters for a given circuit in a new technology, starting from the same design in an earlier technology, with simple resizing rules. Expand
Methodology for analog technology porting including performance tuning
  • K. Francken, G. Gielen
  • Engineering, Computer Science
  • ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)
  • 1999
A methodology for technology porting of analog circuit designs is presented and the sizing and the layout phase are discussed and successfully applied to a high-speed /spl Delta//spl Sigma/ A/D converter. Expand
Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework
A hierarchical methodology for efficiently migrating mixed-signal circuit design from one technology node to another, while keeping the same circuit and layout topologies is presented. Expand
A CMOS Resizing Methodology for Analog Circuits
A CMOS resizing methodology for analog circuits during a technology migration, with easy-to-apply scaling rules based on a simple MOS transistor model, to transpose a circuit topology from one technology to another while preserving the main figures of merit. Expand
Automatic Scaling Procedures for Analog Design Reuse
If gm's and gDS's of each transistor are kept unchanged through the scaling procedure, it is shown that the overall frequency behavior of the scaled circuit remains very similar to the original one. Expand
Adaptive porting of analog IPs with reusable conservative properties
A novel porting methodology that guides the reuse of analog IPs, followed by an automation system that introduces a concept of conservative properties that are necessary and sufficient for the configuration of the high quality layout. Expand
A Fast and Accurate Method of Redesigning Analog Subcircuits for Technology Scaling
An efficient approach for technology scaling of MOS analog circuits by using circuit optimization techniques, which was able to produce a redesigned circuit with almost the same performance in under 4 h, making this method 5 times more efficient than conventional methods. Expand