Neuromorphic scaling advantages for energy-efficient random walk computation

  title={Neuromorphic scaling advantages for energy-efficient random walk computation},
  author={John Darby Smith and Aaron J. Hill and Leah Reeder and Brian Claude Franke and Richard B. Lehoucq and Ojas Parekh and William M. Severa and James B. Aimone},
Computing stands to be radically improved by neuromorphic computing (NMC) approaches inspired by the brain's incredible efficiency and capabilities. Most NMC research, which aims to replicate the brain's computational structure and architecture in man-made hardware, has focused on artificial intelligence; however, less explored is whether this brain-inspired hardware can provide value beyond cognitive tasks. We demonstrate that high-degree parallelism and configurability of spiking neuromorphic… 

Figures and Tables from this paper


Towards spike-based machine intelligence with neuromorphic computing
An overview of the developments in neuromorphic computing for both algorithms and hardware is provided and the fundamentals of learning and hardware frameworks are highlighted, with emphasis on algorithm–hardware codesign.
Integration of nanoscale memristor synapses in neuromorphic computing architectures
This paper proposes a novel hybrid memristor-CMOS neuromorphic circuit which represents a radical departure from conventional neuro-computing approaches, as it uses memristors to directly emulate the biophysics and temporal dynamics of real synapses.
Solving a steady-state PDE using spiking networks and neuromorphic hardware
The parallel and event-driven structure of spiking neural networks is leveraged to solve a steady state heat equation using a random walk method, and this algorithm is positioned as a potential scalable benchmark for neuromorphic systems.
A scalable neuristor built with Mott memristors.
A neuristor built using two nanoscale Mott memristors, dynamical devices that exhibit transient memory and negative differential resistance arising from an insulating-to-conducting phase transition driven by Joule heating exhibits the important neural functions of all-or-nothing spiking with signal gain and diverse periodic spiking.
A wafer-scale neuromorphic hardware system for large-scale neural modeling
An integrated software/hardware framework has been developed which is centered around a unified neural system description language, called PyNN, that allows the scientist to describe a model and execute it in a transparent fashion on either a neuromorphic hardware system or a numerical simulator.
Using Stochastic Spiking Neural Networks on SpiNNaker to Solve Constraint Satisfaction Problems
This work provides a software framework for the implementation of noisy neural solvers on the SpiNNaker massively parallel neuromorphic hardware, and demonstrates their potential to implement a stochastic search that solves instances of P and NP problems expressed as CSPs.
Non-Neural Network Applications for Spiking Neuromorphic Hardware
Increasing power costs for large-scale computing in a post-Moores Law system have forced the high-performance computing community to explore heterogeneous systems. Neuromorphic architectures,
A million spiking-neuron integrated circuit with a scalable communication network and interface
Inspired by the brain’s structure, an efficient, scalable, and flexible non–von Neumann architecture is developed that leverages contemporary silicon technology and is well suited to many applications that use complex neural networks in real time, for example, multiobject detection and classification.
Dynamic Programming with Spiking Neural Computing
It is demonstrated that a broad class of combinatorial and graph problems known as dynamic programs enjoy simple and efficient neuromorphic implementations, by developing a general technique to convert dynamic programs to spiking neuromorphic algorithms.
Loihi: A Neuromorphic Manycore Processor with On-Chip Learning
Loihi is a 60-mm2 chip fabricated in Intels 14-nm process that advances the state-of-the-art modeling of spiking neural networks in silicon, and can solve LASSO optimization problems with over three orders of magnitude superior energy-delay-product compared to conventional solvers running on a CPU iso-process/voltage/area.