Neuromorphic Adaptive Plastic Scalable Electronics: Analog Learning Systems

  title={Neuromorphic Adaptive Plastic Scalable Electronics: Analog Learning Systems},
  author={N. Srinivasa and Jose M. Cruz-Albrecht},
  journal={IEEE Pulse},
This article provides an overview of the HRL Systems of Neuromorphic Adaptive Plastic Scalable Electronics (SyNAPSE) project and progress made thus far. The multifaceted SyNAPSE program seeks to advance the state of the art in biological algorithms and in developing a new generation of neuromorphic electronic machines necessary for the efficient implementation of these algorithms by drawing inspiration from biology.The fundamental premise of the HRL team to develop brain architecture and… 

Figures from this paper

Robust online learning in neuromorphic systems with spike-based, distributed synapses

This work demonstrates how a “bottom-up” approach that exploits the properties of the substrate to obtain a functioning neuromorphic system can elegantly overcome the complications due to the calibration of imprecise circuits with limited configurability, thus extending the valuability and feasibility of analog VLSI techniques.

Criticality as a Set-Point for Adaptive Behavior in Neuromorphic Hardware

It is argued that understanding how large scale neuromorphic electronics can be designed to enable emergent adaptive behavior will require an understanding of how networks emulated by such hardware can self-tune local parameters to maintain criticality as a set-point.

A role for neuromorphic processors in therapeutic nervous system stimulation

Two such applications pertaining to therapeutic stimulation of the nervous system where closing the control loop could be assisted by advances in neuromorphic architectures are suggested: (1) deep brain stimulation (DBS) in the treatment of Parkinson's disease and (2) epidural spinal cord stimulation for restoring voluntary motor functions.

A scalable neural chip with synaptic electronics using CMOS integrated memristors

The design and simulation of a scalable neural chip with synaptic electronics using nanoscale memristors fully integrated with complementary metal–oxide–semiconductor (CMOS) is presented and circuit level simulations of the entire chip performing neuronal and synaptic computations that result in biologically realistic functional behavior are provided.

Large-Scale Spiking Neural Networks using Neuromorphic Hardware Compatible Models

It is argued that the neural circuit approach, in which networks of neuronal elements model brain circuitry are constructed, allows the development of practical applications and the exploration of brain function and fits well with many existing neuromorphic hardware and simulation tools.

Programming Time-Multiplexed Reconfigurable Hardware Using a Scalable Neuromorphic Compiler

A programmable front-end is composed of a neuromorphic compiler and a digital memory, and is designed based on the concept of synaptic time-multiplexing (STM), which enables the proposed architecture to address scalability and connectivity using traditional CMOS hardware.

A compiler for scalable placement and routing of brain-like architectures

A novel synaptic time-multiplexing (STM) concept was developed along with a neural fabric design that provides a method to overcome the limitations of conventional CMOS technology to match the synaptic density and connectivity requirements found in mammalian brains while maintaining non-linear synapses and learning.

Spoken Digit Classification by In-Materio Reservoir Computing With Neuromorphic Atomic Switch Networks

This work demonstrates high accuracy in the classification of temporally analyzed Free-Spoken Digit Data, expanding upon the class of viable memristive materials available for the production of functional nanowire networks and bolster the utility of ASN-based devices as unique hardware platforms for neuromorphic computing applications involving memory, adaptation and learning.

Solution-processed electronics for artificial synapses

The challenges and prospects were discussed in depth to promote solution-processed techniques in the future development of artificial synapse with high performance and high integration.



Nanoscale memristor device as synapse in neuromorphic systems.

A nanoscale silicon-based memristor device is experimentally demonstrated and it is shown that a hybrid system composed of complementary metal-oxide semiconductor neurons and Memristor synapses can support important synaptic functions such as spike timing dependent plasticity.

Energy-Efficient Neuron, Synapse and STDP Integrated Circuits

Ultra-low energy biologically-inspired neuron and synapse integrated circuits are presented that include a spike timing dependent plasticity (STDP) learning rule circuit and demonstrate proper operation.

Cortical Models Onto CMOL and CMOS— Architectures and Performance/Price

This analysis demonstrates that the mixed-signal CMOL implementation has the best performance/price in both nonspiking and spiking neural models, however, these circuits also have serious power density issues when interfacing the nanowire crossbars to analog CMOS circuits.

CMOS-integrated memristors for neuromorphic architectures

High-density memristor arrays are integrated on complementary metal-oxide-semiconductor (CMOS) substrates for neuromorphic circuit architectures. Advancing previously-reported work on Ag-filament

Why VLSI implementations of associative VLCNs require connection multiplexing

The authors show that multiplexing of interconnections is necessary for networks exhibiting poor locality, and show that it is more feasible to build a VLCN system with sharing or multiplexers than to build one with dedicated wires for each connection.

The Neuromodulatory System: A Framework for Survival and Adaptive Behavior in a Challenging World

It is proposed that principles of the neuromodulatory system could provide a framework for controlling artificial agents that may improve current artificial agent behavior.

Neural Darwinism: The Theory Of Neuronal Group Selection

Somatic Selection helps clarify the role of language in the selection process and provides a scaffolding for future generations of researchers to study language-based learning and cognition.

Prospects for terabit-scale nanoelectronic memories

We have calculated the minimum chip area overhead, and hence the bit density reduction, that may be achieved by memory array reconfiguration (bad bit exclusion), combined with error correction code

Rhythms of the brain

The brain's default state: self-organized oscillations in rest and sleep, and perturbation of the default patterns by experience.

Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type

The results underscore the importance of precise spike timing, synaptic strength, and postsynaptic cell type in the activity-induced modification of central synapses and suggest that Hebb’s rule may need to incorporate a quantitative consideration of spike timing that reflects the narrow and asymmetric window for the induction of synaptic modification.