Networks-on-Chips: Theory and Practice

@inproceedings{Gebali2009NetworksonChipsTA,
  title={Networks-on-Chips: Theory and Practice},
  author={Fayez Gebali},
  year={2009}
}
Highly Cited
This paper has 34 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 14 extracted citations

Impact of NoC interconnect shorts on performance metrics

2016 Twenty Second National Conference on Communication (NCC) • 2016
View 6 Excerpts
Highly Influenced

Data-flow implementation of concurrent asynchronous systems

2017 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM) • 2017
View 1 Excerpt

Problems and challenges of emerging technology networks-on-chip: A review

Microprocessors and Microsystems - Embedded Hardware Design • 2017
View 1 Excerpt

SVM-based real-time hardware Trojan detection for many-core platform

2016 17th International Symposium on Quality Electronic Design (ISQED) • 2016
View 1 Excerpt

Detection of faulty interswitch links in 2-D mesh network-on-chips

2014 IEEE International Conference on Advanced Networks and Telecommuncations Systems (ANTS) • 2014

References

Publications referenced by this paper.
Showing 1-10 of 60 references

Performance Evaluation for Three-Dimensional Networks-On-Chip

IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) • 2007
View 3 Excerpts
Highly Influenced

, and Chita R . Das . A novel dimensionally - decomposed router for on - chip communication in 3 D architectures

Mitsumasa Koyanagi, Hiroyuki Kurino, +3 authors Hikotaro Itani
2007

An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS

2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers • 2007
View 1 Excerpt

Analytical Router Modeling for Networks-on-Chip Performance Analysis

2007 Design, Automation & Test in Europe Conference & Exhibition • 2007
View 1 Excerpt

Exploring Alternative 3D FPGA Architectures: Design Methodology and CAD Tool Support

2007 International Conference on Field Programmable Logic and Applications • 2007
View 1 Excerpt

Ogras , and Radu Marculescu . On - chip communication architecture exploration : A quantitative evaluation of point - to - point , bus , and network - on - chip approaches

T. Nakamura KW Lee, T. Ono, +3 authors KT Park
ACM Trans . Des . Autom . Electron . Syst . • 2007