Network on a Chip : An architecture for billion transistor era

@inproceedings{Hemani2000NetworkOA,
  title={Network on a Chip : An architecture for billion transistor era},
  author={Ahmed Hemani and Axel Jantsch and Shashi Kumar and Adam Postula and Johnny {\"O}berg and Mikael Millberg and Dan Lindqvist},
  year={2000}
}
Looking into the future, when the billion transitor ASICs will become reality, this p per presents Network on a chip (NOC) concept and its associated methodology as solu the design productivity problem. NOC is a network of computational, storage and I/O resou interconnected by a network of switches. Resources communcate with each other usi dressed data packets routed to their destination by the switch fabric. Arguments are pre to justify that in the billion transistor era, the area and… CONTINUE READING
Highly Influential
This paper has highly influenced 17 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 360 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 236 extracted citations

361 Citations

02040'01'04'08'12'16
Citations per Year
Semantic Scholar estimates that this publication has 361 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-4 of 4 references

Xilinx , IBM ink cores agreement

  • Luca P. Carloni, Kenneth L. McMillan, Alexander Saldanha, L Alberto
  • Sangiovanni - Vin - centelli . A Methodology for…
  • 1999

Tenhune “High-Level Synthesis of Control and Memory Intensive Communication Systems

  • A. Hemani, B. Svantesson, P. Ellervee, A. Postula, J. Öberg, H A. Jantsch
  • ASIC conference and Exhibit, Austin, Texas, Sept…
  • 1995

Similar Papers

Loading similar papers…