Near-Optimal Padding for Removing Conflict Misses

@inproceedings{Vera2002NearOptimalPF,
  title={Near-Optimal Padding for Removing Conflict Misses},
  author={Xavier Vera and Josep Llosa and Antonio Gonz{\'a}lez},
  booktitle={LCPC},
  year={2002}
}
The effectiveness of the memory hierarchy is critical for the performance of current processors. The performance of the memory hierarchy can be improved by means of program transformations such as padding, which is a code transformation targeted to reduce conflict misses. This paper presents a novel approach to perform near-optimal padding for multi-level caches. It analyzes programs, detecting conflict misses by means of the Cache Miss Equations. A genetic algorithm is used to compute the… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 14 CITATIONS

Maximum and Sorted Cache Occupation Using Array Padding

  • 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation
  • 2007
VIEW 1 EXCERPT
CITES METHODS

A Lightweight Iterative Compilation Approach for Optimization Parameter Selection

  • First International Multi-Symposiums on Computer and Computational Sciences (IMSCCS'06)
  • 2006
VIEW 1 EXCERPT
CITES BACKGROUND

Reduction transformations for optimization parameter selection

  • Eighth International Conference on High-Performance Computing in Asia-Pacific Region (HPCASIA'05)
  • 2005
VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

Identifying and Exploiting Spatial Regularity in Data Memory References

  • ACM/IEEE SC 2003 Conference (SC'03)
  • 2003
VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 20 REFERENCES

An efficient solver for Cache Miss Equations

  • 2000 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS (Cat. No.00EX422)
  • 2000
VIEW 7 EXCERPTS

Genetic algorithms in search, optimizations and machine learning

D. Goldberg
  • Addison-Wesley,
  • 1989
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Let's study whole-program cache behaviour analytically

  • Proceedings Eighth International Symposium on High Performance Computer Architecture
  • 2002
VIEW 1 EXCERPT

Inside the Pentium 4 Processor Micro-Architecture (www.intel.com/pentium4)

D. Carmean
  • 2000
VIEW 2 EXCERPTS

A quantitative analysis of the SPECfp95

A. Fernández
  • Technical Report UPCDAC-1999-12, Universitat Politècnica de Catalunya, March
  • 1999
VIEW 2 EXCERPTS

Eliminating Conflict Misses for High Performance Architectures

  • International Conference on Supercomputing
  • 1998
VIEW 1 EXCERPT