Nanoscale CMOS - Proceedings of the IEEE


This paper examines the apparent limits, possible extensions, and applications of CMOS technology in the nanometer regime. Starting from device scaling theory and current industry projections, we analyze the achievable performance and possible limits of CMOS technology from the point of view of device physics, device technology, and power consumption… (More)


44 Figures and Tables

Slides referencing similar topics