Corpus ID: 14303950

NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS

@inproceedings{Wairya2011NEWDM,
  title={NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS},
  author={S. Wairya and R. K. Nagaria and S. Tiwari},
  year={2011}
}
This paper presents the design of high-speed full adder circuits using a new CMOS mixed mode logic family. The objective of this work is to present a new full adder design circuits combined with current mode circuit in one unit to implement a full adder cell. This paper also discusses a highspeed hybrid majority function based 1-bit full adder that uses MOS capacitors (MOSCAP) in its structure with conventional static and dynamic CMOS logic circuit. The static Majority function (bridge) design… CONTINUE READING
31 Citations
Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design
  • 43
  • PDF
Analysis of Modified Hybrid Full Adder with High Speed
  • 1
  • PDF
Ultra Low Power Design and High Speed Design of Domino Logic Circuit
  • PDF
Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS NanoTechnology
  • 1
Design of Low Power and High Speed VLSI Domino Logic Circuit

References

SHOWING 1-10 OF 70 REFERENCES
A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter
  • 72
  • PDF
A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
  • 225
Circuit techniques for CMOS low-power high-performance multipliers
  • 283
High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells
  • 33
  • PDF
A novel low-power full-adder cell for low voltage
  • 110
  • PDF
Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design
  • 32
Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
  • 94
  • PDF
An energy efficient full adder cell for low voltage
  • 21
Low-power logic styles: CMOS versus pass-transistor logic
  • 964
  • PDF