NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS
@inproceedings{Wairya2011NEWDM, title={NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS}, author={S. Wairya and R. K. Nagaria and S. Tiwari}, year={2011} }
This paper presents the design of high-speed full adder circuits using a new CMOS mixed mode logic family. The objective of this work is to present a new full adder design circuits combined with current mode circuit in one unit to implement a full adder cell. This paper also discusses a highspeed hybrid majority function based 1-bit full adder that uses MOS capacitors (MOSCAP) in its structure with conventional static and dynamic CMOS logic circuit. The static Majority function (bridge) design… CONTINUE READING
Figures and Tables from this paper
31 Citations
Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design
- Computer Science
- VLSI Design
- 2012
- 43
- PDF
Comparative Performance Analysis of XOR- XNOR Function Based High-Speed CMOS Full Adder Circuits For Low Voltage VLSI Design
- Computer Science
- VLSIC 2012
- 2012
- 47
- PDF
Design of Low Power and High Speed VLSI Domino Logic Circuit
- Computer Science
- 2018 4th International Conference on Applied and Theoretical Computing and Communication Technology (iCATccT)
- 2018
Comparative Analysis of Noise, Power, Delay and Area of Different Full Adders in 45nm Technology
- Computer Science
- 2014
- 1
- PDF
References
SHOWING 1-10 OF 70 REFERENCES
A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter
- Engineering, Computer Science
- Microelectron. J.
- 2009
- 72
- PDF
A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design
- Engineering, Computer Science
- IEEE Transactions on Circuits and Systems I: Regular Papers
- 2007
- 225
A New Mixed Gate Diffusion Input Full Adder Topology for High Speed Low Power Digital Circuits
- Engineering
- 2009
- 33
- PDF
Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design
- Computer Science
- 2008 IEEE Computer Society Annual Symposium on VLSI
- 2008
- 32
An energy efficient full adder cell for low voltage
- Engineering, Computer Science
- IEICE Electron. Express
- 2009
- 21