• Corpus ID: 14303950

NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS

@inproceedings{Wairya2011NEWDM,
  title={NEW DESIGN METHODOLOGIES FOR HIGH-SPEED MIXED-MODE CMOS FULL ADDER CIRCUITS},
  author={Subodh Wairya and Rajendra Kumar Nagaria and Sudarshan Tiwari},
  year={2011}
}
This paper presents the design of high-speed full adder circuits using a new CMOS mixed mode logic family. The objective of this work is to present a new full adder design circuits combined with current mode circuit in one unit to implement a full adder cell. This paper also discusses a highspeed hybrid majority function based 1-bit full adder that uses MOS capacitors (MOSCAP) in its structure with conventional static and dynamic CMOS logic circuit. The static Majority function (bridge) design… 

Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design

TLDR
Low-power Majority-function-based 1-bit full addersthat use MOS capacitors (MOSCAP) in its structure is presented that helps in reducing power consumption, propagation delay, and area of digital circuits while maintaining low complexity of logic design.

Comparative Performance Analysis of XOR- XNOR Function Based High-Speed CMOS Full Adder Circuits For Low Voltage VLSI Design

TLDR
Several simulations conducted using different voltage supplies, load capacitors and temperature variation demonstrate the superiority of the XOR (3T) based full adder designs in term of delay, power and power delay product (PDP) compared to the other fullAdder circuits.

Analysis of Modified Hybrid Full Adder with High Speed

In digital CMOS design, power consumption has been a major concern for several years advanced IC fabrication technology allows the use of nano-scale devices so inability to get power to circuits,

Analysis of Different CMOS Full Adder Circuits Based on Various Parameters for Low Voltage VLSI Design

TLDR
The performance of eleven different 1-bit full adder cells based on different logic styles are evaluated, including an input test pattern which are analyzed with respect to power, delay and power-delay product.

Ultra Low Power Design and High Speed Design of Domino Logic Circuit

TLDR
This paper proposed different domino logic styles which increases performance compared to existing domino Logic styles, and according to the simulations in cadence virtuoso 65nm CMOS process, the proposed circuit shows the improvement of up thirty percent compared.

A NOVEL DESIGN FOR HIGHLY COMPACT LOW POWER AREA EFFICIENT 1-BIT FULL ADDERS

In this Paper an area efficient design for highly compact, low power 1-Bit Full adder is presented. The proposed Full Adder is based on XNOR-XNOR hybrid CMOS design styles with 32nm and 120nm CMOS

Design a Low Power High Speed Full Adder Using AVL Technique Based on CMOS NanoTechnology

Power and delay optimization is a very crucial issue in low voltage applications. In this paper, we present a design of Full Adder circuit using AVL techniques for low power operation. The approach

Design of an Efficient Dedicated Low Power High Speed Full Adder

TLDR
An efficient full adder with high speed & low power, implemented by using CMOS technology and involves better performance compared to traditional adders.

Design of Low Power and High Speed VLSI Domino Logic Circuit

The power dissipation of the circuit is reduced in normal mode of operation compared to test mode for any low power VLSI designs. This intern reduces the battery life of the device. Therefore,

Comparative Analysis of Noise, Power, Delay and Area of Different Full Adders in 45nm Technology

TLDR
This paper shows relative study of high- speed, low-power and low voltage full adder circuits and compares different XOR - XNOR full adders based circuit to and designs a high efficiency adder.

References

SHOWING 1-10 OF 62 REFERENCES

A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design

TLDR
The proposed design successfully embeds the buffering circuit in the full adder design and the transistor count is minimized, and has the lowest working Vdd and highest working frequency among all designs using ten transistors.

Circuit techniques for CMOS low-power high-performance multipliers

In this paper we present circuit techniques for CMOS low-power high-performance multiplier design. Novel full adder circuits were simulated and fabricated using 0.8-/spl mu/m CMOS (in BiCMOS)

A review of 0.18-μm full adder performances for tree structured arithmetic circuits

TLDR
The proposed hybrid full adder exhibits not only the full swing logic and balanced outputs but also strong output drivability, and remains one of the best contenders for designing large tree structured arithmetic circuits with reduced energy consumption while keeping the increase in area to a minimum.

A New Mixed Gate Diffusion Input Full Adder Topology for High Speed Low Power Digital Circuits

This paper mainly presents Mixed Gate Diffusion Input Full Adder based on static CMOS inverter topology. In this proposed mixed Full Adder topology, GDI Full adders are followed by inverters in the

High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells

TLDR
In this paper, two novel 1-bit full adder cells in dynamic logic style are presented and NP-CMOS (Zipper) and Multi-Output structures are used to design the adder blocks.

Design of Robust and High-Performance 1-Bit CMOS Full Adder for Nanometer Design

TLDR
A novel, symmetric and efficient design for a CMOS 1-bit full-adder is proposed and results and simulations demonstrate that the proposed design leads to an efficient full-adders in terms of power consumption, delay and area in comparison to a well-known conventionalFull-adder design.

Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell

TLDR
Simulation results illustrate the superiority of the resulting proposed adder against conventional CMOS 1-bit full-adder in terms of power, delay and PDP.

An energy efficient full adder cell for low voltage

TLDR
An area efficient, high-speed and ultra low power 1-bit full adder that uses only 9 transistors is presented, which has more than 44% in power savings over conventional CMOS adder and is 10% faster.
...