• Corpus ID: 52840502

NCFET Based Logic for Energy Harvesting Systems

@inproceedings{George2015NCFETBL,
  title={NCFET Based Logic for Energy Harvesting Systems},
  author={Sumitha George and Ahmedullah Aziz and Xueqing Li and John Sampson and Suman Datta and Sumeet Kumar Gupta and Vijaykrishnan Narayanan},
  year={2015}
}
Negative Capacitance FETs (NCFETs) are emerging devices that could be utilized for designing powerefficient nonvolatile energy harvesting processors. The unique feature which makes these devices suitable for ultra-low power operation is the steep slope achieved by negative capacitance of the ferroelectric oxide based gate stack. This property is being actively explored to overcome the fundamental 60 mV/decade subthreshold swing limit in conventional MOSFET. NCFETs also show a hysteresis Ids-Vgs… 

Figures from this paper

Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors

TLDR
This paper designs and simulates a ring oscillator and a Kogge Stone adder using FEFET devices and evaluates the impact of ferroelectric layer thickness on the performance, and shows thatFEFET based circuits consume lower energy compared to CMOS circuits at VDD.

Enabling New Computation Paradigms with HyperFET - An Emerging Device

TLDR
How a single class of device can be configured for these multiple use cases is discussed, and in-depth examination and analysis is provided for a case study of building coupled-oscillator systems using Hyper-FETs for image processing.

Device-Circuit Analysis of Ferroelectric FETs for Low-Power Logic

Ferroelectric FETs (FEFETs) are emerging devices with an immense potential to replace conventional MOSFETs by virtue of their steep switching characteristics. The ferroelectric (FE) material in the

Power and Area Efficient FPGA Building Blocks Based on Ferroelectric FETs

TLDR
The hysteretic behavior of FeFETs is exploited to design lookup tables (LUTs) and routing switches, which have obvious utility in field-programmable gate arrays (FPGAs).

Effects of Forming Gas Annealing and Channel Dimensions on the Electrical Characteristics of FeFETs and CMOS Inverter

In this study, ferroelectric FETs (FeFETs) and CMOS inverters are fabricated and analyzed, exhibiting 13% of 593 devices with sub-60 mV subthreshold swing (SS) at room temperature. Forming gas

Nonvolatile Lookup Table Design Based on Ferroelectric Field-Effect Transistors

TLDR
Evaluation results show that the proposed FeFET nonvolatility-based lookup tables (LUTs) outperform both conventional static random-access memory based LUTs as well as other NV Luts in term of area-power-delay product.

Performance Evaluation of 7-nm Node Negative Capacitance FinFET-Based SRAM

TLDR
It is demonstrated that for ferroelectric thickness below a critical value, SRAMs with higher hold and read stability, better write-ability, lower leakage as well as faster read access time can be designed at the cost of increased write delay.

FeMAT: Exploring In-Memory Processing in Multifunctional FeFET-Based Memory Array

The performance gap between the processors and the main memory is continuously widening, known as the memory wall bottleneck. Emerging nonvolatile devices have the ability of in-memory processing,

Nonvolatile processors: Why is it trending?

TLDR
In this work, insights are provided to the evolution of the NVP and its application in real world scenarios and efforts on improving the performance of NVP are discussed.

Enabling Internet-of-Things: Opportunities brought by emerging devices, circuits, and architectures

TLDR
Recent emerging beyond-CMOS devices, such as tunnel field effect transistor (TFET), negative capacitance FET (NCFET), and phase transition devices (PTD), could extend the low-power design space to enable IoT applications with beyond- CMOS features.

References

SHOWING 1-9 OF 9 REFERENCES

Use of negative capacitance to provide voltage amplification for low power nanoscale devices.

TLDR
By replacing the standard insulator with a ferroelectric insulator of the right thickness it should be possible to implement a step-up voltage transformer that will amplify the gate voltage thus leading to values of S lower than 60 mV/decade and enabling low voltage/low power operation.

Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation

A design methodology of ferroelectric (FE) negative capacitance FETs (NCFETs) based on the concept of capacitance matching is presented. A new mode of NCFET operation, called the “antiferroelectric

Low power negative capacitance FETs for future quantum-well body technology

A non-hysteretic NCFET structure using thin quantum well body combines two future trends synergistically. Ultra-thin body is needed to suppress short-channel effects and sub-60mV/decade operation is

Architecture exploration for ambient energy harvesting nonvolatile processors

TLDR
The simulation platform in this paper is calibrated using measured results from a fabricated nonvolatile processor and used to explore the design space for a nonVolatile processor with different architectures, different input power sources, and policies for maximizing forward progress.

Ambient energy harvesting nonvolatile processors: From circuit to system

TLDR
New metrics of nonvolatile processors to consider energy harvesting factors for the first time are proposed and the nonvolatility processor design from circuit to system level is explored.

Nonvolatile Processor Architecture Exploration for Energy-Harvesting Applications

TLDR
Insight is provided into the design of nonvolatile processors (NVPs) for batteryless applications in the Internet of Things, in which ambient energy-harvesting techniques provide the power.

Steep On/Off Transistors for Future Low Power Electronics

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial

Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs

TLDR
This work forms the relationship between retention-time and write-latency, and finds optimal retention- time for architecting an efficient cache hierarchy using STT-RAM to overcome high write latency and energy problems.

Rf-powered systems using steep-slope devices

TLDR
This paper focuses on how steep-slope devices can enhance efficiencies of harvesting ambient RF energy and improve power efficiency of analog and digital computational blocks.