NBTI-aware sleep transistor design for reliable power-gating

@inproceedings{Calimera2009NBTIawareST,
  title={NBTI-aware sleep transistor design for reliable power-gating},
  author={Andrea Calimera and Enrico Macii and Massimo Poncino},
  booktitle={ACM Great Lakes Symposium on VLSI},
  year={2009}
}
Negative Bias Temperature Instability (NBTI) has been regarded as most important source of reliability of CMOS devices, and specifically pMOS transistors. In this work we focus on the NBTI-induced degradation of sleep transistor cells More in details we present a practical SPICE-based analysis framework for evaluating delay degradation of power-gated circuits due to NBTI-induced current capability reducing of pMOS sleep transistor. We also describe three NBTI-tolerant pMOS sleep transistor… CONTINUE READING
Highly Cited
This paper has 40 citations. REVIEW CITATIONS

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
25 Extracted Citations
1 Extracted References
Similar Papers

Citing Papers

Publications influenced by this paper.
Showing 1-10 of 25 extracted citations

Referenced Papers

Publications referenced by this paper.

Similar Papers

Loading similar papers…