Corpus ID: 15257894

Multiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics : A Review

  title={Multiply \& Accumulate Unit Using RNS Algorithm \& Vedic Mathematics : A Review},
  author={S. Thakur and Pardeep Kumar},
High speed execution of arithmetic operations and high degree of precision in real time system are of major concern in any digital signal processing (DSP). Speed of DSP depends on speed of multiplier and algorithm used. In this paper we propose Residue Number System method for fast “carry free” floating point arithmetic operations. Floating Point RNS units have obvious advantages over traditional fixed point multiply & accumulate (MAC) units. Performance of multiplier is enhanced by VHDL… Expand

Figures from this paper


Implementation of floating point MAC using Residue Number System
A comparison of Dadda and Wallace multiplier delays
K” pipelined floating point multiplier based on vedic maths technique
  • International Journal of Innovative Research in Science,Engineering and Techonology Vol. 3, special Issue
  • 2013
Dr.) S.H.Saeed” Design of Floating Point Multiplier Using Vedic Aphorisms” International Journal of Engineering Trends and Technology (IJETT) – Volume 11 Number 3
  • 2014
Mahakalkar1, Dr.S.L.Haridas “Review on floating point multiplier using ancient techniques” IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-ISSN: 2278-1676
  • Multiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics: A Review (IJSRD/Vol
  • 2014
Narender”A High Speed Binary Floating Point Multiplier UsingDadda Algorithm
  • 2013