Multiplexer-based binary incrementer/decrementers

  title={Multiplexer-based binary incrementer/decrementers},
  author={Shaoqiang Bi and Wei Wang and Asim Jawad Al-Khalili},
  journal={The 3rd International IEEE-NEWCAS Conference, 2005.},
In this paper, novel multiplexer (MUX)-based incrementer/decrementers are proposed. The proposed designs are more efficient in terms of speed and hardware complexity compared to the adder-based ones for both signed and unsigned cases. A FPGA implementation comparison shows that the proposed design reduces both area and delay close to 40%. The power consumed by the MUX-based design is almost 35% less than that of the carry propagation adder (CPA)-based design. 
8 Citations
3 References
Similar Papers


Publications citing this paper.
Showing 1-8 of 8 extracted citations


Publications referenced by this paper.
Showing 1-3 of 3 references

Programmable modulo-K counters

  • D. R. Lutz, D.N.Jayasimha
  • IEEE Trans. Circuits and Systems I, vol. 43, pp…
  • 1996
1 Excerpt

Minimal logic synchronous up/down counter implementations for CMOS

  • M. W. Evans
  • U.S Patent no. 4,611,337, Sept. 1986.
  • 1986
1 Excerpt

Principles of CMOS VLSI Design

  • N. West, K. Eshraghian
  • Decimal
  • 1985
3 Excerpts

Similar Papers

Loading similar papers…