Multiplexed buses: the endian wars continue

  title={Multiplexed buses: the endian wars continue},
  author={D. James},
  journal={IEEE Micro},
  • D. James
  • Published 1990
  • Computer Science
  • IEEE Micro
  • The issue of data exchange between type-1 and type-2 buses, which multiplex the first data byte (which has the lowest address) with the least and most significant portions of the address, respectively, is considered. In an analogy based on Gulliver's Travels, the associated architectures have been dubbed little-endian and big-endian processors, respectively. It is pointed out that the byte order within integers and the byte order during transmission can differ. Therefore, the big and little… CONTINUE READING
    9 Citations


    Data Format and Bus Compatibility in Multiprocessors
    • 12
    Microprocessor Bus Structures and Standards
    • 12
    On Holy Wars and a Plea for Peace
    • 115
    • PDF
    1296-1987, Standard for a Full-Feature 32-Bit Backplane Bus, IEEE CS Press, 1988
    • bus t , IEEE CS Press,
    • 1989
    RcferetmJ 2 1. Intel 8UYhUCA-User~s Munuul. No. 2707 10-00 I , Intel Manual (V. 2 ) , Intel Corp
    • i860 64-hit Mic,ropr-oc.essor Pi.ogranimer.'s
    • 1989
    Standard for Futurebus Buckplune Bus
    • IEEE Standard
    • 1988
    Standard for a Full-Feature 32-Bit Backplane Bus
    • 1988
    1014-1987, Versafile Backplane 1986, pp
    • 295-296. Bus: VMEbus, IEEE CS Press,
    • 1987
    Digital Equipment Corporation, PDP 11/40 Processor 14. MC68030 Enhanced 32-Bit Microprocessor User's I thank Bill Worley and Michael Mahon (two Manual
    • MotorolaCorp
    • 1987