Multiple vs. Wide Shared Bus Multiprocessors

In this paper we compare the simulated performance of a family of multiprocessor architectures based on a global shared memory. The processors are connected to the memory through caches that snoop one or more shared buses in crossbar arrangement. We have simulated a number of configurations in order to assess the relative performance of multiple versus wide… CONTINUE READING