Corpus ID: 64589999

Multi-level cache processing method of drive program in embedded type operation system

@inproceedings{2012MultilevelCP,
  title={Multi-level cache processing method of drive program in embedded type operation system},
  author={秦宇 and 李安兵 and 李正恒},
  year={2012}
}
  • 秦宇, 李安兵, 李正恒
  • Published 2012
  • Computer Science
  • The invention discloses a multi-level cache processing method of a drive program in an embedded type operation system. The multi-level cache processing method comprises the steps of: using a peripheral register of a CPU (Central Processing Unit) as a first-level hardware cache; using a DMA (Direct Memory Access) storage space of the CPU as a second-level hardware cache; when the first-level hardware cache is written fully, generating the interruption of the DMA to ensure that data in the first… CONTINUE READING

    Create an AI-powered research feed to stay up to date with new papers like this posted to ArXiv

    Topics from this paper.