Multi-Valued Flip-Flop with Neuron-CMOS NMIN Circuits

@inproceedings{Inaba2002MultiValuedFW,
  title={Multi-Valued Flip-Flop with Neuron-CMOS NMIN Circuits},
  author={Motoi Inaba and Koichi Tanno and Okihiko Ishizuka},
  booktitle={ISMVL},
  year={2002}
}
Highly Cited
This paper has 18 citations. REVIEW CITATIONS

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 11 extracted citations

Dynamic Ternary Logic Gate Using Neuron-MOS Literal Circuit and Double Pass-Transistor Logic

2016 12th International Conference on Computational Intelligence and Security (CIS) • 2016

Neuron-MOS-based Dynamic Circuits for Multiple-Valued Logic

2014 Tenth International Conference on Computational Intelligence and Security • 2014

Design of ternary D flip-flop using one latch with neuron-MOS literal circuit

2013 Ninth International Conference on Natural Computation (ICNC) • 2013
View 1 Excerpt

Quaternary edge-triggered flip-flop with neuron-MOS literal circuit

2013 Ninth International Conference on Natural Computation (ICNC) • 2013
View 1 Excerpt

Master-Slave ternary D flip-flap-flops with triggered edges control

2010 IEEE International Conference on Automation, Quality and Testing, Robotics (AQTR) • 2010

Design of RTD-Based NMIN/NMAX Gates

2008 8th IEEE Conference on Nanotechnology • 2008
View 1 Excerpt

Experiment Result of Down Literal Circuit and Analog Inverter on CMOS Double-Polysilicon Process

37th International Symposium on Multiple-Valued Logic (ISMVL'07) • 2007
View 3 Excerpts

Similar Papers

Loading similar papers…