Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard

@article{Gunnam2007MultiRateLD,
  title={Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard},
  author={Kiran K. Gunnam and Gwan S. Choi and Weihuang Wang and Mark B. Yeary},
  journal={2007 IEEE International Symposium on Circuits and Systems},
  year={2007},
  pages={1645-1648}
}
We present a new multi-rate architecture for decoding block LDPC codes in IEEE 802.11n standard. The proposed architecture utilizes the value-reuse property of offset min-sum, block-serial scheduling of computations and turbo decoding message passing algorithm. Techniques of data-forwarding and out-of-order processing are used to deal with the irregularity of the codes. The decoder has the following advantages when compared to recent state-of-the-art architectures: 55% savings in memory… CONTINUE READING
Highly Cited
This paper has 54 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 38 extracted citations

A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes

2007 IFIP International Conference on Very Large Scale Integration • 2007
View 12 Excerpts
Highly Influenced

A Multi-Gbps Fully Pipelined Layered Decoder for IEEE 802.11n/ac/ax LDPC Codes

2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) • 2017
View 4 Excerpts
Highly Influenced

A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes

Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08) • 2008
View 4 Excerpts
Highly Influenced

A Reconfigurable LDPC Decoder Optimized for 802.11n/ac Applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2018
View 3 Excerpts

A 20 Gbps Digital Modem for High Speed Wireless Backhaul Applications

2017 IEEE 85th Vehicular Technology Conference (VTC Spring) • 2017
View 1 Excerpt

54 Citations

0510'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 54 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 13 references

A 640-Mb/s 2048-bit programmable LDPC decoder chip

IEEE Journal of Solid-State Circuits • 2006
View 9 Excerpts
Highly Influenced

Disclosing the LDPC code decoder design space

Proceedings of the Design Automation & Test in Europe Conference • 2006
View 4 Excerpts
Highly Influenced

A reduced complexity decoder architecture via layered decoding of LDPC codes

IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004. • 2004
View 4 Excerpts
Highly Influenced

Decoding of Quasi-cyclic LDPC Codes Using an On-the-Fly Computation

2006 Fortieth Asilomar Conference on Signals, Systems and Computers • 2006
View 2 Excerpts

Block-LDPC: a practical LDPC coding system design approach

IEEE Trans. on Circuits and Systems • 2005
View 3 Excerpts

An LDPC decoding schedule for memory access reduction

2004 IEEE International Conference on Acoustics, Speech, and Signal Processing • 2004
View 2 Excerpts

Memory-efficient sum-product decoding of LDPC codes

IEEE Transactions on Communications • 2004
View 1 Excerpt

Similar Papers

Loading similar papers…