• Corpus ID: 14115256

Monte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits

@inproceedings{Hung2006MonteCS,
  title={Monte Carlo Simulation of Device Variations and Mismatch in Analog Integrated Circuits},
  author={H. J. Hung and Vladislav Adzic and Peter R. Kinget},
  year={2006}
}
Device mismatches, the small random variations in the characteristics of identically designed devices, occur during the manufacturing of integrated circuits. These mismatches result in behavioral variations of analog and digital integrated circuits. Except for very small circuits, it is difficult to analytically predict the behavior of a circuit due to the combination of the mismatch errors of individual devices. The impact of these random parameter variations on circuit behavior can be studied… 

Figures and Tables from this paper

Corner Mismatch Model for Fast Non-Monte Carlo Best and Worst Cases Simulation
TLDR
A non-Monte Carlo corner mismatch model is proposed, that enables circuit designers to simulate the best-case and the worst-case mismatch variation of their circuit performance fast and allows designers to determine how many sigma of mismatch variation to be applied to the transistors in the matching pair.
Sensitivity analysis of multi-scroll chaotic oscillators at circuit level
TLDR
A sensitivity analysis in the electronic design of a chaos generator with n-scrolls in one direction (1-D) is reported, and a non ideal macro-model is introduced to analyze the impact of the second order effects of the operational amplifiers against the number of scrolls.
Automated Full Chip SPICE simulations with self-checking assertions for last mile verification & first pass Silicon of mixed signal SoCs
TLDR
By automating the FCS setup creation and making the results self-checking, this work is able to increase coverage and uncover hidden defects not caught by any other method, and provides Silicon results that correlate to findings made through FCS simulations.
Design and performance analysis of CMOS tunable active inductor based voltage controlled oscillator
ABSTRACT The performance of a Voltage Controlled Oscillator (VCO) is critical to meet the requirements of various wireless standards. This study highlights the use of a tunable active inductor (TAI)
A new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced
Analog Implicit Functional Testing using Supervised Machine Learning
TLDR
Results show the machine learning classifier must be chosen to match the imbalanced bin populations common in analog circuit testing, and the proposed technique is evaluated on synthetic data generated from the Monte Carlo simulation of the nominal circuit.
From Design to Tape-out in SCL 180 nm CMOS Integrated Circuit Fabrication Technology
ABSTRACT Although India has achieved considerable capability in electronic chip design, but developing the infrastructure for capital-intensive semiconductor fabrication remains a challenge. The
Fall 10-27-2014 Analog Implicit Functional Testing using Supervised Machine Learning
TLDR
Results show the machine learning classifier must be chosen to match the imbalanced bin populations common in analog circuit testing, and the proposed technique is evaluated on synthetic data generated from the Monte Carlo simulation of the nominal circuit.
Peter Kinget : Research Overview Introduction : Connecting Bits to the Physical World
TLDR
The exponential increase in the density of components on integrated circuits in tandem with an exponential component cost reduction has been a tremendous driver for the development of the authors' information society and several technology alternatives to keep supporting this exponential growth are currently being investigated.
...
...

References

SHOWING 1-5 OF 5 REFERENCES
Device mismatch and tradeoffs in the design of analog circuits
  • P. Kinget
  • Computer Science, Engineering
    IEEE Journal of Solid-State Circuits
  • 2005
TLDR
This paper explores the impact of random device mismatch on the performance of general analog circuits and results in a fixed bandwidth-accuracy-power tradeoff which is independent of bias point for bipolar circuits whereas for MOS circuits some bias point optimizations are possible.
Characterisation and modeling of mismatch in MOS transistors for precision analog design
A characterization methodology is presented that accurately predicts the mismatch in drain current over a wide operating range using a minimum set of measured data. The physical causes of mismatch
Matching properties of MOS transistors
The matching properties of the threshold voltage, substrate factor and current factor of MOS transistors have been analysed and measured. Improvements of the existing theory are given, as well as
A Note on the Generation of Random Normal Deviates
Welbers, “Matching Properties of MOS Transistors,
  • IEEE Journal of Solid-State Circuits 24, no
  • 1989