Modulo scheduling for highly customized datapaths to increase hardware reusability

@inproceedings{Fan2008ModuloSF,
  title={Modulo scheduling for highly customized datapaths to increase hardware reusability},
  author={K. Fan and H. Park and M. Kudlur and S. Mahlke},
  booktitle={CGO '08},
  year={2008}
}
  • K. Fan, H. Park, +1 author S. Mahlke
  • Published in CGO '08 2008
  • Computer Science
  • In the embedded domain, custom hardware in the form of ASICs is often used to implement critical parts of applications when performance and energy efficiency goals cannot be met with software implementations on a general purpose processor or DSP. The downsides of using ASICs include high non-recurring engineering costs, inability to accommodate changes in the application after production, and inability to reuse hardware for new applications. However, by allowing a degree of post-programmability… CONTINUE READING
    SDC-based modulo scheduling for pipeline synthesis
    • 47
    • Highly Influenced
    • PDF
    SAT-based compilation to a non-vonNeumann processor
    • 5

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 12 REFERENCES
    The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs
    • 989
    • Highly Influential
    • PDF
    Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling
    • 209
    • Highly Influential
    • PDF
    Mapping applications to the RaPiD configurable architecture
    • 122
    • Highly Influential
    Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures
    • 181
    • Highly Influential
    • PDF
    Effective cluster assignment for modulo scheduling
    • 105
    • Highly Influential
    • PDF
    Compilation approach for coarse-grained reconfigurable architectures
    • 94
    • Highly Influential
    • PDF
    The MorphoSys Parallel Reconfigurable System
    • 79
    • Highly Influential
    • PDF
    CARS: A New Code Generation Framework for Clustered ILP Processors
    • 36
    • Highly Influential
    Graph-partitioning based instruction scheduling for clustered processors
    • 55
    • Highly Influential
    Modulo scheduling for a fully-distributed clustered VLIW architecture
    • 36
    • Highly Influential