Modular exponentiation using parallel multipliers

@inproceedings{Tang2003ModularEU,
  title={Modular exponentiation using parallel multipliers},
  author={S. H. Tang and K. S. Tsui and Philip Heng Wai Leong},
  booktitle={FPT},
  year={2003}
}
A field programmable gate array (FPGA) semi-systolic implementation of a modular exponentiation unit, suitable for use in implementing the RSA public key cryptosystem is presented. The design is carefully matched with features of the FPGA architecture, utilizing embedded 18×18-bit multipliers on the FPGA and employing a carry save addition scheme. Using this architecture, a 1024-bit modular exponentiation can operate at 90 MHz on a Xilinx XC2V3000-6 device and perform a 1024-bit RSA decryption… CONTINUE READING
Highly Cited
This paper has 45 citations. REVIEW CITATIONS

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 22 extracted citations

Similar Papers

Loading similar papers…