Modular SOC testing with reduced wrapper count

@article{Xu2005ModularST,
  title={Modular SOC testing with reduced wrapper count},
  author={Qiang Xu and Nicola Nicolici},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2005},
  volume={24},
  pages={1894-1908}
}
  • Qiang Xu, Nicola Nicolici
  • Published 2005
  • Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • Motivated by the increasing design for test (DFT) area overhead and potential performance degradation caused by wrapping all the embedded cores for modular system-on-a-chip (SOC) testing, this paper proposes a solution for reducing the number of wrapper boundary register (WBR) cells. By utilizing the functional interconnect topology and the WBRs of the surrounding cores to transfer test stimuli and responses, the WBRs of some cores can be removed without affecting the testability of the SOC. We… CONTINUE READING

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 10 CITATIONS

    Module grouping to reduce the area of test wrappers in SoCs

    VIEW 5 EXCERPTS
    CITES RESULTS, BACKGROUND & METHODS
    HIGHLY INFLUENCED

    Test wrapper bandwidth assignment for minimizing the SoC test application time

    VIEW 4 EXCERPTS
    CITES METHODS, RESULTS & BACKGROUND
    HIGHLY INFLUENCED

    Test-Length Selection and TAM Optimization for Wafer-Level, Reduced Pin-Count Testing of Core-Based Digital SoCs

    Wafer-Level Modular Testing of Core-Based SoCs

    Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs

    Design of Test Wrapper Scan Chain Based on Differential Evolution

    VIEW 13 EXCERPTS
    CITES BACKGROUND
    HIGHLY INFLUENCED

    Wafer-Level Testing and Test Planning for Integrated Circuits

    VIEW 3 EXCERPTS
    CITES METHODS & BACKGROUND

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 23 REFERENCES

    Effective and efficient test architecture design for SOCs

    VIEW 3 EXCERPTS

    A structured and scalable mechanism for test access to embedded reusable cores

    VIEW 3 EXCERPTS

    Instruction-level DfT for testing processor and IP cores in system-on-a-chip

    VIEW 1 EXCERPT

    Wrapper design for embedded core test

    VIEW 3 EXCERPTS

    Scan chain design for test time reduction in core-based ICs

    VIEW 3 EXCERPTS

    A fast and low-cost testing technique for core-based system-chips

    VIEW 1 EXCERPT