• Corpus ID: 18941687

Modelling and Simulation of Baseband Processor for UHF RFID Reader on FPGA

  title={Modelling and Simulation of Baseband Processor for UHF RFID Reader on FPGA},
  author={Ismarani Ismail and A. Ibrahim}
Altera, the encoder and decoder architecture is simulated to observe its functionality. The designing of the encoder and decoder is intended for uses in Ultra High Frequency (UHF) RFID passive interrogator. 
FPGA Based Decimal Matrix Code for Passive RFID Tag
The Simulation results reveals that the Decimal Matrix Code is effective than existing Matrix and Hamming odes in terms of Error Correction Capability.
Design and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is


Analysis and Simulation of UHF RFID System
  • Jin Li, C. Tao
  • Computer Science
    2006 8th international Conference on Signal Processing
  • 2006
This article presents the analysis and simulation of UHF RFID system using Matlab/Simulink, and describes the architecture of the model, which is flexible to achieve different modulation and encoding types.
Design and realization of a highly integrated UHF RFID reader module
A highly integrated UHF RFID reader module based on the RFID transceiver chip is designed and the measurement result indicates that this design is doable and conformed with ISO18000-6C and EPC Gen 2.
The design of encoding architecture for UHF RFID applications
Two different coding schemes including Bi-phase space (FMO) and Miller-modulated subcarrier (MMS) for Class 1, Gen 2 UHF RFID applications have been developed and correlated with the experimental
Design on UHF RFID reader software
  • Chen Ying, Zhang Fu-hong
  • Computer Science
    2009 ISECS International Colloquium on Computing, Communication, Control, and Management
  • 2009
The paper introduces UHF RFID reader software design which used the hierarchical structure and included the physical layer and the tag-identification layer for flexible and efficient advantages.
Performance limitations of passive UHF RFID systems
  • P. Nikitin, K. Rao
  • Computer Science
    2006 IEEE Antennas and Propagation Society International Symposium
  • 2006
This paper presents an overview of limitations imposed on the range performance of passive UHF RFID systems by such factors as tag characteristics, propagation environment, and RFID reader parameters
Design and implementation of a long-range RFID reader
  • Liu Longfei, Zhang Qishan
  • Computer Science
    IEEE 2011 10th International Conference on Electronic Measurement & Instruments
  • 2011
The theory of Radio Frequency Identification (RFID) system is introduced, and the design scheme of long-range RFID reader based on ISO18000-6B protocol is given, which shows the reader is stable, reliable and easily configurable.
A new implementation of UHF RFID reader
A new Ultra-High Frequency Radio Frequency Identification (UHF RFID) reader which baseband module is based on ARM processor and FPGA chip has been designed and implemented to satisfy EPC Class-1
ASIC design of UHF RFID reader digital baseband
The ASIC design and implementation of digital baseband system for UHF RFID reader based on EPC Global C1G2 /ISO 18000–6c protocol, described in verilog HDL in RTL level, can be applied in the research of single-chip UHFRFID reader.
RFID Technology and Applications
Radio frequency identification is a wireless communication technology that lets computers read the identity of inexpensive electronic tags from a distance without requiring a battery in the tags. As
Implementation of the ISO/IEC 18000-6 Type C Prototype Reader
Implementation of the ISO/IEC 18000-6 Type C prototype reader is presented. The prototype reader may support various RFID protocols and easily modify programs associated with communications between a