Modeling and verifying hierarchical real-time systems using stateful timed CSP

  title={Modeling and verifying hierarchical real-time systems using stateful timed CSP},
  author={Jun Sun and Yang Liu and Jin Song Dong and Yan Liu and Ling Shi and {\'E}tienne Andr{\'e}},
  journal={ACM Trans. Softw. Eng. Methodol.},
Modeling and verifying complex real-time systems are challenging research problems. The de facto approach is based on Timed Automata, which are finite state automata equipped with clock variables. Timed Automata are deficient in modeling hierarchical complex systems. In this work, we propose a language called Stateful Timed CSP and an automated approach for verifying Stateful Timed CSP models. Stateful Timed CSP is based on Timed CSP and is capable of specifying hierarchical real-time systems… CONTINUE READING
Highly Cited
This paper has 67 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 33 extracted citations

Formal Methods and Software Engineering

Lecture Notes in Computer Science • 2018
View 10 Excerpts
Highly Influenced

What’s decidable about parametric timed automata?

International Journal on Software Tools for Technology Transfer • 2017

Comparative Modeling and Verification of Pthreads and Dthreads

2016 IEEE 17th International Symposium on High Assurance Systems Engineering (HASE) • 2016
View 1 Excerpt

68 Citations

Citations per Year
Semantic Scholar estimates that this publication has 68 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-8 of 8 references

Similar Papers

Loading similar papers…