Minor-embedding in adiabatic quantum computation: II. Minor-universal graph design

@article{Choi2011MinorembeddingIA,
  title={Minor-embedding in adiabatic quantum computation: II. Minor-universal graph design},
  author={Vicky Choi},
  journal={Quantum Information Processing},
  year={2011},
  volume={10},
  pages={343-353}
}
In Choi (Quantum Inf Process, 7:193–209, 2008), we introduced the notion of minor-embedding in adiabatic quantum optimization. A minor-embedding of a graph G in a quantum hardware graph U is a subgraph of U such that G can be obtained from it by contracting edges. In this paper, we describe the intertwined adiabatic quantum architecture design problem, which is to construct a hardware graph U that satisfies all known physical constraints and, at the same time, permits an efficient minor… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 100 CITATIONS

Optimizing adiabatic quantum program compilation using a graph-theoretic framework

  • Quantum Information Processing
  • 2017
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Temperature Scaling Law for Quantum Annealing Optimizers.

  • Physical review letters
  • 2017
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

2010
2019

CITATION STATISTICS

  • 14 Highly Influenced Citations

  • Averaged 17 Citations per year from 2017 through 2019

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

Systems, Devices and Methods For Analog Processing, US Patent Application US2009/0121215

V. Choi
  • 2009
VIEW 1 EXCERPT

Systems, Devices, and Methods For Interconnected Processor Topology, US Patent Application US2008/0176750

G. Rose, P. Bunyk, M. D. Coury, W. Macready, V. Choi
  • 2008
VIEW 1 EXCERPT